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1. INTRODUCTION
1.1POWER QUALITY
Power quality has becomean important concern to both electric utilities and
end users due to the increaseduse of non-linear loads in modern power systems
over the past decade. The increasing cost of electricalenergy has forced utilities
and equipment manufactures to buildhigh-efficiency equipment. The increased
emphasis on power system efficiency has resultedin the use of a multitude of
power electronic equipment in power systems and end-users' applications,such as
high-efficiency adjustable speed drives.
Nonlinear loads deterioratepower quality and affect the sensitivity of
modern electronic equipment topower system disturbances. Nonlinear loads inject
harmonics into power systems [l]-[28] andthus may lead to poor power quality
and lower power factor. Current and voltageharmonics can adversely affect the
operation of sensitive devices. The most sensitivedevices to harmonic distortions
are solid-state devices, measurement devices, transformers, and inductionmachines
and their controllers. Industrial facilities, whichrely heavily on electronic-based
controls such as timers, can experience heavylosses due to multiple zero-crossings
and reduced peak voltages [l]-[4] dueto data loss and long production downtime.
Harmonics are voltages and currents at integer multiplesof the fundamental
frequency caused by nonlinear devices.In single-phase power systems, odd-
harmonics such as 3fl, 5th7th(at 180 Hz, 300 Hz, 420 Hz... for a 60 Hz system)
are present with the third harmonic being dominant. In three-phasepower systems,2
only non-triplen odd harmonics such as5th, 7th, 11thare present. The severity of
the effect of harmonics on equipment depends on their magnitude and the
impedance of the supply source.
U SOURCES OF HARMONICS
Nonlinear loads are the main source of harmonics in electric power systems.
A nonlinear load is an electrical device which draws current discontinuously or
whose impedance varies throughout the cycle of the input ac voltage waveform
[17]. Diode rectifiers and switch-mode power converters are two well-known
examples of nonlinear loads. These loads are widely used in power electronic
applications, such as switch-mode power supplies in PCs, fax machines, and
adjustable speeds drives. Due to their non-linearity they can inject large magnitude
harmonics into the power system.
13 MITIGATION TECHNIQUES
Harmonic problems involve all three parties concerned with power systems:
utility companies, equipment manufacturers, and electric power consumers. The
IEEE standard 519-1992 establishes recommendations for harmonic control in
power systems [29]. It specifies harmonic current limits at the point of common
coupling as well as the quality of the voltage that the utility must furnish the user.
The European harmonic standard, IEC-555, proposes absolute harmonic limits for
individual equipment loads.
A common remedial solution to reduce the effects of harmonic distortion in
a power system is filtering. Passive and active filters are two common types of
harmonic filters [30]. Parallel passive filters provide a low impedance path for the
harmonic currents through the use of passive "LC" elements while series passive
filters provide high impedance to the harmonic currents and prevent them from
flowing into the power system.3
An active filter, in power systems, isa controllable current source that
injects current at the same magnitude and opposite phase to that of harmonic
current. There are three different types of active filters: parallel, series, and hybrid
active filters. Parallel active filters workas controllable current sources and are
designed to reduce current harmonics by injecting currents thatare equal in
magnitude and opposite in phase with system harmonics. Series active filtersare
controlled in such a way that they can presentzero impedance, at the point of
common coupling, to the fundamental frequency and high impedance to harmonic
frequencies. Hybrid filters are designedas a combination of passive and active
filters.
The most challenging part of the design of an active filter is the controller.
Currently, various control methods in time- and frequency-domainsare used. The
frequency-domaincontrolmethodsaremostlybasedontheFourier
Transformation. They are mainly limited by the their longresponse time. However,
with the advent of high-performance digital signalprocessors (DSP5), most of the
control commands and signals are easily generated in the time-domain,as well as
in the frequency-domain, in real-time.
1.4OBJECTIVES AND RESEARCH OUTLINE
Power qualityproblems with the focus on nonlinear load harmonics and
mitigation techniques are investigated because of the increaseduse of nonlinear
loads and sensitive electronic equipment inpower systems. The objective of this
research is to design a DSP-controlledactive filter to cancel lower order
(5th7th1 1th,and13th)harmonics in a three-phase three-wire power system to
counter their detrimental effects on the power system and sensitive equipment. The
filter is designed to be connected at the point ofcommon coupling (PCC) with a
number of single, multiple, or varying three-phase nonlinear loads. The filter is
designed to cancel harmonics from nonlinear loads under varyingloadconditions.
The time for the filter to respond to a varyingloadis one cycle of 60 Hz frequency.4
The filter can be used with the loads that are changing within periods larger than
one cycle of 60 Hz cycle such as pump and elevator loads or any other nonlinear
loads. The proposed active filter employs a series LC tank tuned toa high
frequency, along with a pulse-width modulated (PWM) converter topology. The
PWM control of the active filter is implemented in a TMS320F240DSP.TheDSP
implementation enhances the performance of the filter in real-time and enables the
filter to compensate for varying loads. Additionally, the use of DSP-control reduces
the number of components and therefore reduces the cost and improves the
reliability of the overall system. The uniqueness of the filter is in the ability to
control each hannonic separately. A laboratory prototype of the proposed active
filter has been built and tested to verify the performance of the filter.
The contents of this dissertation are organised as follows:
Chapter 2through Chapter5providesthenecessary background
information of power quality problems, harmonics, and filtering techniques
including active and passive filters. Chapter 2 presents a discussion of power
quality. Chapter 3 focuses on nonlinear loads. The harmonics of the different types
of nonlinear loads are also presented along with Matlab simulations. Chapter 4
briefly discusses passive filters to provide the necessary background for the design
of the LC resonant tank of the proposed active filter. Chapter 5 concentrateson
active filters. A detailed description of different topologies of active filters and
common control methods are presented.
Chapter 6 presents the proposed active filter topology to cancel lower order
(5th7th1 1th, 11th)harmonics in power systems. Theoretical analysis of the principle
of harmonic cancellation strategy is given along with PSpice and MATLAB
simulations to verify the performance of the proposed filter.
The implementation of the PWM control scheme of the proposed filter is
given in Chapter 7. Chapter 8 summarises the experimental results. The
conclusions of this work and recommendations for future work are presented in
Chapter 9.2. POWER QUALITY
21INTRODUCI1ON
Power quality has become an important concern forutilities,their
customers, and the manufacturers of electrical equipment [1 7J. In addition, the
increasing emphasis on overall power systems efficiency has lead to a continued
growth in the application of high-efficiency power electronic devices such as
adjustable speed drives and switch-mode power supplies. This has resulted in
increased harmonic levels in power systems which can affect the operation of
various sensitive loads.
Today, the load equipment is more sensitive to power quality variations
than the equipment used in the past. Many types of new load equipment use
microprocessor-based control techniques and power electronic devices that are
sensitive to many types of power system disturbances. Due to the economic losses
resulting from power quality problems, end users are challenging utilities to
improve the quality of their power. The main driving force is the increased
productivity of utility customers and the demand for high-efficiency and lower
cost. Manufacturers and end users want more productive and more efficient
equipment. The demand for higher productivity and lower energy costs has lead to
the installation of sensitive equipment which suffers the most from the power
quality disturbances.
The term "power quality" is used widely to include the entire scope of
interaction among electrical suppliers, users, environment, and loads. For example,
utilities may defme power quality as reliability. The manufacturers of load
equipment may defme power quality as those characteristics of a power supply that
enable the equipment to function properly. Power quality commonly has been used
to describe variations of voltage, current, and frequency on a power system [2].6
Thus, the power quality problem can be defmedas "any power problem apparent in
voltage, current, or frequency deviations that resultsinfailure or misoperation of
customer equipment [17]".
The ultimate reason for the interest behind power quality is economic value.
The quality of electric power has economic impactson utilities, their customers,
and manufacturers of load equipment. In addition, the quality ofpower has a direct
economic impact on many industrial consumers. There has recently beena great
emphasis on automation of process industries which leads to theuse of
electronically-controlled and energy-efficient modem equipment which is sensitive
to deviations in the supply voltage. Meeting the customer expectations towards
high-quality power and maintaining customer confidence isa strong motivator for
utilities'concernabout power quality.With today's movement towards
deregulation of electric utilities and a competitive market, itis important for
utilities to meet customer expectations. The loss ofa large industrial customer to a
competing power supplier can have a significant fmancial impacton a utility.
Power quality also has a direct economic impacton the manufacturers of today's
modern load equipment. Reducing the sensitivity of load equipment topower
system disturbances will increase the cost of the equipment significantly.
Electric power generated by utilitieshas nearly perfectsinusoidal
waveforms.Throughoutprocessingincludinggeneration,transmission,
distribution, and consumption, many power quality problems from small deviations
to complete outages occur. These deviations deteriorate the quality ofpower and
increase the vulnerability of power system equipment to disturbances. Causes and
effects of power systems disturbances on power systems and sensitive loadsare
discussed next.
2.2 VOLTAGE SAGS
A voltage sag is defmed as a decrease inmis voltage of between 10% and
90% of nominal voltage at the fundamental power frequency, for periods froma7
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three-phase power system [18]. Unequal loading among three phases in a three-
phase power system causes voltage imbalance. Voltage and phase imbalancescan
cause excessive heating in transformers, motors, and rectifiers. Power converters
may experience high ripple in the presence of imbalances.
2.6 NOISE
Noise is defmed as distortion from sinewave power due to switching and
arcing of industrial equipment [18]. Noise can be grouped into two categories:
normal-mode noise and common-mode noise. Normal-mode noise is the voltage
differential that appears between the power line and its neutral wire. Common-
mode noise is the voltage differential that appears between the ground and the
neutral wire.
2.7 VOLTAGE MODULATION
Modulation is a periodic increase or decrease in the amplitude of a voltage
waveform [18]. Periodic loads such as pumps and furnacescause voltage
modulation. Voltage modulation can cause malfunction of equipment or can be
seen as flickers which is a variation in the illumination level provided by
incandescent and fluorescent lamps.
2.8 FREQUENCY DEVIATIONS
Frequency deviations are deviations from 60 Hz which may result from
sudden load changes [18]. When a load increases faster than theresponse of a
generator, the generator slows down, hence frequency decreases. Similarly, a
sudden decrease in the load results in a rise in frequency. Frequency deviationsaffect the operation of timing devices such as clocks and timers, and perhaps
synchronous and induction machines.
Z9 HARMONICS
Harmonics are periodic voltages and currents having a frequency that is an
integral multiple of the fundamental frequency [l]-[18]. Typical values for a 60 Hz
power system are the
5th(300 Hz),7th(420 Hz),
11th(660 Hz), and13th(780 Hz).
The main causes of harmonics are nonlinear devices such as ASDs and switch-
mode power converters. Harmonics have adverse effects on the operation of a
large variety of equipment including power electronic devices, microprocessor
based control systems, and electric machines. Harmonic sources and their effects
on power systems as well as measures used to analyze harmonic distortion are
discussed next.
29.1HARMONIC SOURCES
Nonlinear loads in residential, commercial, and industrial levels of power
systems are the main sources of harmonics. The following are some common
harmonic-generating loads that are widely used in these levels of power systems:
Adjustable speed drives
Air conditioners and compressors
Arc welders
Battery chargers
Copy machines/printers
Switch-mode power supplies
Elevators
Fluorescent lights (electronic ballasts)
Personal or mainframe computers10
Uninterruptible power supplies (UPS)
Silicon-controlled rectifier (SCR) drives
X-Ray equipment
292 EFFECTS OF HARMONICS
The harmonics in a power system can cause problems such as device
malfunction, overheating, and communication interference [6], [8]-[ 10], [1 2]-[ 15],
[21]. Common harmonic problems that can be observed in a power system are
briefly discussed next.
293 COMMUNICATiON INTERFERENCE
Magnetic coupling between power lines and communication lines can cause
distortion in communication signals. Current flowing in a power circuit produces a
magnetic field, which will induce a current or voltage in the nearby conductors of
the communication circuit and thus distort the communication signals. Other
communication interference problems are:
Relay malfunction.
Induced line noise.
Interference with power line carrier systems.
29.4 HEATING
Heating in a power circuit is referred as I 2Rlosses. When harmonic
currents are present, heating is given as:
12R12 R R R+...
60 Hz 300 Hz 420 Hz (2.1)11
It can be seen that harmonics can cause excessive heating in power systems.
In addition, harmonics cause additional eddy losses in transformers and electric
motors. Typical harmonic related heating problems in a power system are:
Excessive losses and heating in motors, capacitors, and transformers.
Blown capacitor fuses.
2.9S SOLID STATE DEVICE MALFUNCTIONS
Common solid-state device related harmonic problems are given below.
Errors in measurement.
Nuisance tripping of relays and breakers.
Unstable operation of zero-voltage crossing firing circuits.
Interference with motor controllers.
29.6 ERRORS IN POWERMEASUREMENTS
Harmonic content of the load current can result in significant errors in
power measurement especially with induction power meters [12], [14]. Application
of digital microprocessor technology with high frequency sampling can reduce
harmonics related power measurement errors significantly.
Other problems include series or parallel resonance, capacitor failure,
insulation breakdown, mechanical oscillations of machines, excessive neutral
current in three-phase four-wire systems, and audible noise.
29.7 HARMONICMEASURES
The following methods of measurement are used in power systems to
analyze and quantify harmonic content and distortion of a waveform and their
effects.
Apparent power, (volt-amperes), of a power system is given as12
S = VI
(2.2)
Real power (watts) is expressed as
PReJ=JVIIIIcos4)
(2.3)
Reactive power (volt-ampere-reactive, var) is
Q = Im]=IVjIIlsin4)
(2.4)
Displacement power factor (DPF) is defmed as
DPF = cos4
(2.5)
where 4)is the phase angle difference between the fundamental voltage and
current.
True power factor (PF) includes the harmonic content of the current
PF=-cos4)1
(2.6)
where I is the total rms current.
Crest Factor is the ratio of peak value to the total rms value
Crest factor
'S (2.7)
Total Harmonic Distortion (THD)13
THD
h=2
Il (2.8)
whereihis the rms value of the harmonic component.
Total Demand Distortion (TDD)
TDD%
IML h=2 (2.9)
where'MLis the maximum 60Hz demand load current and'his the individual
harmonic current.
Distortion factor (DF)
DF
'1 h=2h (2.10)
It can be seen from the equations (2.3)(2.10) that a current with large
harmonic content leads to low active power, high reactive power, high apparent
power, and poor power factor. This also implies that utilities have to rate their
equipment for higher power ratings. THD is a measure of the effective value
(quality) of a current or voltage waveform.
29.8MITIGATiON TECHNIQUES
The adverse effects of harmonics distortion can be reduced by several
methods [17]-[20]. The load itself can be controlled to reduce harmonic distortion.
Loads can be forced tostayat their designed characteristics to reduce the current
harmonics. The operation of an adjustable speed drive at different torque and speed
levels can change the harmonic content of its current significantly. According to14
[17], operating an ASD at speed levels lower than the rated speed can generate
larger harmonic currents than at the rated-speed. Adding a line reactor in series to a
PWM controlled power converter will significantly reduce harmonics. Delta-Wye
or zig-zag transformers can prevent triplen harmonics from flowing into upper
levels of power systems. A phase-shift transformer with power converters can also
eliminate the5thand7thharmonics in three-phase rectifiers. The sizing of power
factor correction capacitors can be changed, or capacitors can be removed or
moved to a different location in systems at the expense of poor power factor, higher
losses, and lower voltage, in order to reduce the harmonic distortion. In addition,
K-rated transformers [22] are also widely used to handle the excessive harmonic
currents and thus reduce the resulting adverse effects. Derating neutral wires [10],
[21] is also commonly used in power systems in order to operate under a large
amount of tnplen harmonics in neutral wire without excessive heating. These
methods do not really cancel harmonics, but rather reduce the negative effects of
the harmonics on the power system. Harmonic filters such as passive and active
filters are used to cancel harmonics in power systems. Passive filters and active
filters are discussed in detail in Chapter 4 and Chapter 5 respectively.15
3. NONLINEAR LOADS IN THREE-PHASE THREE-WIRE
AND THREE-PHASE FOUR-WIRE SYSTEMS
3.1INTRODUCTION
A nonlinearloadisanelectricaldevicewhichdrawscurrent
discontinuously or whose impedance varies throughout the cycle of the inputac
voltage waveform [17]. Nonlinear loads, whichare mainly power electronics-based
power converters, are known as the primary sources of harmonics in electric power
systems. When a sinusoidal voltage with a constant frequency (60 Hz) is appliedto
a nonlinear load, such as switch-mode power supply, a distorted current waveform
results. This distorted current contains the fundamental sinusoidalcurrent plus a
number of low order harmonic currents (3rd5th 7th etc.) at harmonic frequencies of
180Hz, 300Hz, 420Hz, respectively.
Diode rectifiers and thristors rectifiersare well-known types of nonlinear
loads [8]. These devices are primarily used inpower electronic applications, such
as switch-mode power supplies in PCs, fax machines, andASDs,and inject a large
amount of harmonics into power systems. Three-phase nonlinear loads suchas
ASDsprimarily inject non-triplen odd harmonics into power systems. Single-phase
nonlinear loads such as switch-mode power supplies inject all odd harmonics with
the third harmonic being dominant. The triplen harmonics of single-phase nonlinear
loads add up in the neutral conductor andcause excessive overheating problems in
the neutral conductors and distribution transformers. Nonlinear loads including
three-phase current source and voltagesource topologies and single-phase
topologies are discussed next.16
3.2 CURRENT SOURCE NONLINEAR LOADS
Thyristor-type rectifiers are known as currentsource nonlinear loads due to
the nature of their operation [31]. A sufficiently large inductanceat the dc-side of a
thyristor-type rectifier produces a constant current thatcan be considered as a
current source. Therefore, these type of rectifiersare called current-source
nonlinear loads. They are used in applications suchas dc drives, battery chargers
etc. Figure 3.1 shows a typical thyristor rectifier witha dc-side smoothing inductor.
The current at the input of the rectifier consists ofa large amount of
harmonics due to the switching operation of the thyristors. Thedistorted current
causes distorted voltage on the line inductance and thus results in a distorted
voltage at the terminal of the thyristor whichcan cause additional distortion on the
input current of single-phase nonlinear loads connectedto the same power system
[30]. The hannonics in the input current of three-phase rectifierare on the order of
h = 6n ± 1 where k = 1,2,3... Figure 3.2 shows the input voltageand current
waveforms of a thyristor converter witha dc smoothing inductor.
Figure 3.1 A three-phase thyristor rectifier
It can be seen that the current is no longer sinusoidal and thus containsa
large number of odd harmonics. This distortedcurrent causes a distorted voltage
dropon the supply conductors, leads to voltage distortion in the supply systems
(Figure 3.2), and results in poor power quality. It is recommended in [31]-[34] that17
for optimum harmonics compensation with these types of loads, parallel,passive
and active filters and hybrid filters should be used dueto the high dc side
impedance of the load which will force the compensation currentto flow into the
source side instead of the load side.
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Figure 3.2 Harmonic distortion of a current-source nonlinear load: Voltage
waveform and current waveform in time and frequency domains
3.3 VOLTAGE SOURCE NONLINEAR LOADS
Diode-rectifiers are another common producer of harmonics inpower
systems [311. A large capacitor at the dc-side of the rectifier behaves likea dc
voltage source as shown in Figure 3.3. Therefore, thistype of harmonic source is
called a voltage-source nonlinear load. Ascan be seen from Figure 3.4, the current18
and voltage waveforms of diode rectifiersare much more distorted than those of the
current-source harmonics source. The large distortion of the voltage is due to
discontinuity in the current. It is also important to mention that the impedance ofa
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Figure 3.4 Harmonic distortion of a voltage-source nonlinear load: Voltage
waveform and current waveform in time and frequency domains19
voltage-source nonlinear load is smaller than that of a current-source nonlinear load
due to the dc-side capacitor. This must be taken into account when designing
harmonic compensation filters. If the impedance of the load is less than that of the
source, some of the the compensation currents may flow into the load-side [31].
The recommended types of compensation filters for this type of harmonic source
are series passive and active filters and hybrid filters [32].
3.4SINGLE-PHASE NONLINEAR LOADS
Single-phase rectifiers and switch-mode power supplies are the primary
sources of harmonic distortion in single-phase as well as three-phase power
systems. Single-phase diode rectifiers are widely used in many residential and
commercial applications such as PCs, fax machines, copy machines, and as the
front-end rectifiers in switch-mode power supplies. Like in three phase diode
rectifiers, single-phase rectifiers draw distorted current that contains a large amount
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Figure 3.5 Voltage distortion when multiple single-phase loads are present:
Undistorted voltage and distorted voltage waveforms15
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Figure 3.6 A single-phase nonlinear load current
20
of odd harmonics with the third harmonic dominant. Additionally, single-phase
nonlinear loads draw current at the peak of thesource voltage. If the source
impedance is high enough, the nonlinear load current causes voltage drop at the
peak of the source voltage and causes a voltage distortion called "flat-topping"
(Figure 3.5). Furthermore, the triplen harmonic currents of single-phase nonlinear
loads add up in the neutral conductor of the distribution system and thuscause
excessive heating in the neutral conductor and the distribution transformer. This
results in higher losses and therefore reduced efficiency [15]. This distortion
deteriorates the power quality of the system andcan cause data loss in PCs and
affect many other sensitive loads. Figure 3.6 shows the current ofa single-phase
rectifier type nonlinear load. It is interesting to note that the load current containsa
large amount of odd harmonics with the third harmonic being dominant.21
3.5PHASE-ANGLE OF HARMONIC CURRENTS
The phase angle of harmonic currents is an important factor for the design
and control strategy for harmonic filters. The variation in the phase-angle of
harmonic currents as the load changescan affect the performance of the filter
significantly. The performance of frequency-domain control methods is mainly
dependent on phase and amplitude information of the harmoniccurrents. If the
change in the harmonic phase is large, it must be compensated when designinga
controller for an active filter in order to synchronise the compensationcurrents with
harmonic currents.
MATLAB simulations were conducted to evaluate the variations in the
phase-angle of the harmonic currents ofa diode-rectifier with a resistive load.
Figure 3.7 shows the variation in phase-anglesas a function ofloadchange for the
fundamental,5th, 7th 11th,and13thharmonics.
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Figure 3.7 The variation of phase-angles ofa diode rectifier as a function of load22
It can be observed from the simulation results (Figure 3.7) that the change
in phase-angle of harmonic currentsas the load increases is quite small. The
smallest change occurs in the fundamental current phase. The change in the
5thand
7th
harmonic currents is comparably small. The fact that small changesoccurs in
harmonic angles is used in this work for the synchronisation of the compensating
currents of the active filter with the load currents. The phase angles of the harmonic
currents in this research are determined by Fourier Transformationon the load
current. This is discussed in detail in Chapter 6.
3.6THREE-PHASE FOUR-WIRE SYSTEMS
Large commercial and office buildingsare supplied by three-phase four-
wire power systems. A three-phase deltalwye distribution transformer is usedto
step down supply voltage to l2OV or 208V to supply single-phase and three-phase
loads. The l2OV line-to-neutral voltage is used to supply office equipment
including computers, fax machines, copiers, fluorescent lighting circuits, andmany
other sensitive electronic loads. Most of these types of loadsare nonlinear and use
switch-mode type power converters and produce mainly odd harmonics.
In three-phase four-wire distribution systems an attempt is made to load all
three phases equally. If the loads are linear and the voltage andcurrent have
undistorted sinusoidal wave-shapes, the neutral current, I, is expectedto be
virtually zero. However, recently a substantial number of single-phase nonlinear
loads are being installed. These loads injecta large amount of odd harmonics, with
the third harmonic dominant, into power systems. In addition,uneven loading
among three phases results in voltage unbalance at the terminal of other loads. The
voltage unbalance cause additional triplen harmonics at the input of three-phase
nonlinear loads. The triplen harmonics (3',
9thadd up in the neutral conductor
of distribution systems, thus leading to overloading of the neutral conductors,and
eventually resulting in failure (Figure 3.8).a
b
C
23
a
b
n
C
Figure 3.8 A delta/wye connected three-phase four wiredistribution transformer
The harmonic currents ina power system can be expressed mathematically
as follows: The currents in phase "a" of a distribution transformerare given as
l=aI + ah
h=2k+I
(3.1)
=..JJIi sin (w1t -ø )+'sh sin(ohtOh)
h=2k+1
where k1,2,3,... and'a!is the fundamental current,'shis the hth harmonic current.
Assuming a balanced three-phase system with equal loadingon all three phases, the
currents in all three phases are equal and 1200 phase shiftedat the fundamental
frequency (60 Hz). Therefore, the currents in phase band c are
= sin(wt, _1200)+ /irsin(whtOh_120°h) (3.2)
h=2k-i-1
= II5ISm(wt-0+1200 )+"'chSm(o.htOh +1200h)(33)
h=2k+1
respectively. Thus, the neutral current is
in = la ++ (3.4)
n= 'I1Sh5m(0)ht4h) (3.5)
3(2k-!)24
It can be seen in (3.5) that the magnitude of the neutral current is three
times the magnitude of triplen harmonic currents in phase line. This current flows
into the ground through the neutral conductor of the distribution transformer. It is
important to note that the triplen harmonic currents will also induce a voltage at the
same frequency in the delta primary of the distribution transformer leading to a
circulating current on the delta primary circuit. This circulating current can cause
overloading of the distribution transformer and is not noticeable on the three-phase
power system feeding the transformer. Therefore the transformer may be operating
beyond its rated capacity while it is loaded only with a fraction of its rated load due
to the circulating 3'harmonic current in the delta primary. Furthermore, third
harmonic current can cause additional hysteresis, eddy current losses, and
exacerbated by skin effect in the distribution transformer.
3.7MITIGATION OF THIRD HARMONIC CURRENT
The excessive neutral current and its effects on the power systems due to
the triplen harmonics in power systems can be reduced by several methods:
Active and passive filtering
Dedicated neutral conductors
Oversized neutral conductors
Derated distribution transformer
There are specifically designed neutral current filters to compensate for the
neutral current harmonics in power systems. Single-phase passive and active filters
are used to cancel triplen harmonic currents before it adds up on the neutral
conductor. The use of a dedicated neutral wire for each phase and derating of the
neutral conductor reduce losses in the neutral conductor [21], but the distribution
transformer still experiences excess neutral current in the wye secondary circuit and
circulating currents in the delta primary circuit. K-Factor rated transformers which
are specifically designed with enlarged primary windings and secondary neutral25
conductors [22] are rated in multiples of eddy current losses. Usinga K-Factor
transformer with an oversized neutral current will reduce the effect of the neutral
current significantly but does not cancel the harmonics. However, the cost of the
power system increases as the K-Factor and the size of the neutral conductor
increases.26
4. PASSIVE FILTERS
4.1INTRODUCTION
Harmonic current distortion in power systems is discussed in detail in the
previous chapters. Active and passive filtering are commonly used mitigation
techniques to reduce the effects of harmonics on power systems [1 7]-[ 18], [36].
Since the filter topology used in this work uses a series LC resonant passive filter,
the necessary background information to design passive filters is briefly discussed
next.
4.2 TOPOLOGIES
The use of passive filters is one of the common methods to compensate for
harmonic current distortion. Passive filters are made of inductors (L), capacitors
(C), and resistors (R). The goal of a passive filter is to reduce harmonic distortion
by one of two methods: A Passive filter provides either a low impedance path to the
harmonic currents to divert them from flowing into the system or high impedance
path to harmonic currents to block them from flowing into the power system [37].
Passive filters are tuned to a specific single-frequency or multiple frequencies to
accomplish this goal. Single-tuned passive filters are used for low order harmonic
currents which are dominant in power systems. There are two passive filter
topologies: shunt passive filters and series passive filters. Figure 4.1 shows a shunt
and a series passive filter.
A shunt passive filter offers a low impedance path to harmonic currents at
its tuned frequency and therefore diverts the flow of harmonic current from flowing
into the power system (Figure 4.1 (a)). Additionally, a shunt passive filter can
compensate for the reactive power requirements of nonlinear devices [17], [36].27
Shunt passive filters are designed tocarry only a fraction of load current and
therefore are known to cost less comparedto series passive filters for the same
load.
A series passive filter presents a high impedance at its tuningfrequency and
thus prevents harmonic currents from flowing intothe power system. A series
passive filter is designed to carry full load current and is thereforerated for the full
load current. In addition,any problems with a series passive filter can affect the
power supply to theloadand thus leads to low system reliability.
(a) (b)
Figure 4.1(a) A shunt passive filter (b) A series passive filter
4.3 DESIGN CONSIDERATIONS
Single-tuned, first order high-pass, second order high-pass and third order
high-pass passive filters are commonly used configurations.One or more passive
filters are designed for low order harmonics and thenone high-pass filter is
designed for the rest of the higher order harmonics [18],[36]-[41]. Figure 4.2
shows the most commonly used passive filter configurations.Quality factor, filter
effectiveness, and resonant frequencyare the most important parameters of the
design of passive filters. The discussion here is limitedto the design of a single-28
tuned shunt passive filter. The impedanceof a single-tuned passive filter (LCR
filter) as a function of frequency is givenby
Z=R[Ja)L_(.C)] (4.1)
where w is resonant frequency in radians.The resonance occurs when the
imaginary part is equal tozero, at that time the impedance of the filter is limited by
the value of R.
IRL
R L
Tc
C TCI
Single Tuned 1St Order 2nd Order 3rd Order
High-Pass High-Pass High-Pass
Figure 4.2 Common passive filter structures
The frequency at which the filter is tunedand results in series resonance is
given as
Jo2,rJ7Z
(4.2)
where f0 = resonant frequency
C = filter capacitance
L = filter inductance
R = resistance representing the ohmic lossesof the filter29
The quality factor(Q)of a filter is the measure of the sharpness of tuning. It
is the ratio of reactance (Xc) or inductance (XL) to the resistance (R) at tuned
frequency Therefore,Qcan be expressed as in equation (4.3)
Q
X(fO)X(f0)
(4.3)
R R
where f = resonant frequency
XL(f) = inductive reactance at the resonant frequency
Xc(f0) = capacitive reactance at the resonant frequency.
The selection ofQinfluences the effectiveness of the filter in series and
parallel resonance applications, inductorpower losses, and cost, as well as the
capacitor and inductor ratings. A filter witha highQhas lower losses, narrow
bandwidth, and sharper tuning, but may experience stability problems.
The filter effectiveness, an indicator of the performance of the filter, is the
ratio of filter-generated harmonic current to the load-generated harmoniccurrent.
The filter effectiveness is given mathematicallyas below.
=-lOO
Ih
(4.4)
where'hFis the filter current at the tuning frequency and'his the load harmonic
current. The filter size is an important parameter when the filter is required to
compensate for reactive power required by the nonlinear load. The size of the filter
is known as the reactive power of the capacitor at the fundamental frequency [38].
Therefore, the size of the capacitor determines the cost of passive filters. Passive
filters are less expensive than active filters.
To provide stable operation, a passive filter must be connected at the point
in a power system where the reactance of thesource is fixed and expected to
remain constant. Passive filters, in general, are simple but they have the following
problems:
.Passive filters may fall in series resonance withsource impedance.30
Parallelresonance may occurs between passivefiltersand source
impedance and thus may result in harmonic amplification.
If the source impedance is not known in advance or is subject to changes
with systems configuration, the filtering characteristics are not stable.
Due to the above drawbacks of passive filters, active filters have attracted
great attention and are replacing passive filters. This is a result of the developments
in solid-state switching devices and control technology in recent years. Active
filters are discussed in the next chapter.
Although passive filters have the above mentioned drawbacks when used
for harmonic cancellation purposes, a series LC resonant passive filter is used in
this work as an energy storage tank and therefore, it does not experience the
problems that normally passive filters may have. Figure 4.3 shows the impedance
of the resonant filter designed in this work.
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Figure 4.3 The impedance of the resonant filter as a function of frequency5. ACTIVE FILTERS
5.1tNTRODUCTION
31
An active filter, in general, is a controllable current source thatuses solid-
state switches to inject harmonic currents with the same amplitude and opposite
phase to that of the load current to maintaina sinusoidal current at the source
terminals. With the developments in fast solid-state switching devices,PWM
inverter technology, and sophisticated instantaneous active and reactive (p-q)
theory by Akagi [42]-[54], series and shunt active filters have been developedto
compensate for harmonic distortion reactive power requirements [45]-[54]. In
1982, the first commercial shunt active filter witha capacity of 800 KVA, which
consists of a current-source inverter using gate-turn-off (GTO) thyristors [45],was
put into practical use for harmonic compensation in Japan. At the present time,
various active filters topologies are designed to compensate for harmonics, but in
many cases they are also designed to have additional features such as compensation
of reactive power. In this chapter, the state of art in active filters including various
topologies, characteristics, and control methodsare reviewed.
Active filters are classified based on converter type, number of phases,
topologies, and control methods [33], [42], [51], [55]. A current-fed active filter
uses an inductive storage element and a voltage-fed active filter uses a capacitive
storage element.
5.2 CONVERTER BASED CLASSIFICATION
Current-fed and voltage-fed PWM invertersare two types of inverters used
in active filters. A current source inverteruses an inductive element for energy
storage. The inductor behaves as a controllable nonsinusoidal currentsource to32
compensate for the harmonic current requirement of nonlinear loads. Insulated-gate
bipolar transistors (IGBT's) and GTO thyristors are used as switching elements in
these active filters [55]. Figure 5.1(a) shows a current-fed active filter.
A voltage-fed PWM converter is the other type of active filter converter. A
large capacitor connected to the DC bus of the converter behavesas a voltage
source. This type of active filter is popular in uninterruptible power supply (UPS)
applications because in the presence of mains, the same inverter bridge can be used
as an active filter to eliminate harmonics of non-critical loads. This is a low cost
solution and can be used in multilevel versions to improve performance. A voltage
fed active filter is shown in Figure 5.1 (b). In this topology, the filter input must
have a large enough inductor to provide compensation currents.
(a)
Yd
(b)
Figure 5.1 (a) A current-fed shunt active filter (b) A voltage-fed shunt active filter
5.3 TOPOLOGY BASED CLASSIFICATION
Shunt, series, and hybrid active filters are three different topologies. A
shunt active filter is a PWM inverter to be installed in parallel witha nonlinearload
to inject compensating harmonic current with the same amplitude and reverse phase
of the load harmonic current. The harmonic current and shunt active filter current
cancel at the point of common coupling and thus result in a sinusoidal current in the
upstream level of the power system.Figure 5.1 (a) and Figure 5.1 (b) are two33
examples of shunt active filters. In addition to harmonic cancellation, shunt active
filters can be controlled in such a way that they can compensate for reactivepower.
The compensation performance of shunt active filters is determined not
only by the filter itself but also by the source and load impedances. When the load
impedance is lower compared to the source impedance, the source impedance
affects the performance of the shunt filter and the filter currentmay flow into the
nonlinear load. Therefore shunt active filtersare recommended [33} to be
connected with loads that have larger impedance compared to the source
impedance such as current source nonlinear loads (such as a dc drive system) to
successfully compensate for the harmonic distortion.
Series active filters are designed either as controllable voltage sources
(voltage-fed converter type) or as controllable currentsources (current-fed
converter type). A series active filter is connected in series with a nonlinear load
through a specially designed transformer in order to cancel harmonic distortion. It
is controlled in such a way that it can present zero impedance, at the point of
common coupling, to the fundamental frequency and high impedance to harmonic
frequencies to prevent harmonic currents from flowing into the system.
Since series active filters isolate theloadfrom the source it is important to
notice that they carry fullloadcurrent and must withstand large power ratings. In
the event of a failure of the filter's transformer, theloadwill lose the power supply.
Therefore, series active filters reduce the overall system reliability when used as a
stand-alone device. They must be protected against power fluctuations. They are
rarely used as a stand-alone device, but are commonly used along witha shunt
active or passive filter in hybrid filter applications. Figure 5.2 showsa voltage-
source series active filter.
The source and load impedances largelyinfluence theoperational
performance of series active filters. It is indicated in [33] that the compensation
characteristics of a series active filter are optimized when used witha voltage
source load (a diode rectifier with a large dc bus capacitor). Series active filters do
not have reactive power compensation capability.34
HAF
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Figure 5.2 A series active filter
From an economical point of view, the cost of active filters is higher than
that of passive filters. However, active filters are superior in performance to passive
filters. Hybrid filters are proposed to combine the advantages of the simplicity and
lower cost of passive filters with the higher performance of active filters to reduce
harmonic distortion in power systems. A hybrid filter can be built ina number of
different way as a combinations of:
active series and passive shunt filters
active series and active shunt filters
active shunt and passive shunt filters
active filter in series with shunt passive filters
AC Mains
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Figure 5.3 A hybrid filter as a combination of a series active filter anda shunt
passive filter35
Figure5.3shows a hybrid filter as a combination of an active series and a
passive shunt filter. In this topology, the hybrid filter acts as a harmonic trap. It
prevents harmonics from flowing into power system and reduces the resonance
problems between passive filter components and the power system.
AC Mains
Figure5.4 Ahybrid filter as a combination of a shunt active and a shunt passive
filter
In hybrid filter applications, the series active filter needs to be designed
only for a fundamental fraction of the total load power and therefore the initial cost
is low. However, any voltage surge or large inrush current may damage the
switches of series active filters and thus result in low reliability. Figure5.4shows a
hybrid filter as a combination of active shunt and passive shunt filters. The shunt
active filter in this topology can be used to compensate for reactive power
requirements. The shunt passive filter may interfere with the source impedance.
Another hybrid topology is shown in Figure5.5.This topology is not very
practical due to high initial cost. The fourth hybrid filter topology is shown in
Figure5.6. Anactive shunt filter is used in series with a passive shunt filter. The
active filter acts as a variable impedance. Since the active filter isinseries with the
passive filter, the voltage and VA ratings are reduced compared to other hybrid
filter topologies. The passive and active filters carry only harmonic current.
Therefore, this type of hybrid filter has reduced power losses and higher reliability
compared to the other hybrid filter topologies.36
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Figure 5.5 A hybrid filter as a combination ofa shunt and a series active filter
Figure 5.6 A Hybrid filter as a combination of active shunt filter in serieswith a
passive shunt filter
5.4 SUPPLY SYSTEM BASED CLASSIFLCATION
Active filters are also classified basedon supply system or load system:
they are classified as single-phase, three-phase three-wire, andthree-phase four-
wire active filters. Most nonlinear loads, (PCs, copiers, faxmachines), used in
residential and small commercial applicationsare single-phase type loads. Three-
phase nonlinear loads, such as ASDsare used in large commercial and industrial37
applications. As a result of the distortion of these nonlinearloads, active filters are
designed and classified accordingly.
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Figure5.7A single-phase active filter
Single-phaseactivefiltersareusedinseries,shunt,and hybrid
configurations to reduce harmonic distortion. Like threephase active filters, single-
phase active filters also use PWM-controlledcurrent-fed or voltage-fed converters
with inductive and capacitiveenergy storage elements respectively. Figure5.7
shows a single-phase series active filter. In additionto harmonic compensation,
single-phase active filters can be usedto eliminate voltage spikes, voltage
harmonics, sags, notches, and to provide reactivepower compensation[55].
Three-phase three-wire active filtersare used to eliminate harmonics in
three-phase, three-wire nonlinear loads. Three-phase,three-wire active filters can
be used in shunt, series and hybrid configurationswith current-fed or voltage-fed
converter topologies. An example of a three-phase three-wiresystem is shown in
Figure5.8.
A large number of single-phase nonlinear loadsare supplied by a three-
phase supply with a neutral conductor. Single-phasenonlinear loads, as mentioned
in Chapter 3, draw a large amount of triplenharmonics which add in the neutral
conductor. In addition, due to theuneven loading among the three phases of power38
systems, the currents in all three phasesare not equal and this leads to unbalanced
voltage drops on the transmission lines. Thisresults in voltage unbalance which
causes additional triplen harmonics in three-phase three-wiretype nonlinear loads.
The triplen harmonic currents flow throughthe neutral wire of the power system.
To mitigate this problem, three-phase, four-wireactive filters are designed.
Nonlinear load A1'
Figure 5.8 A three-phase, three-wire active filter
5.5 CONTROL STRATEGIES
The control of an active filter is the most importantpart of its design. The
control process consists of three phases:
Sensing of the voltage and current signals
Extraction of the reference signals
Generation of gating signals39
The first phase of the control includes the sensing of voltage and current
signals to extract harmonic content using sensors. The commonly used sensors are
potential transformers (PTs), current transformers (CTs), or hall-effect voltage and
current transducers (VTs and CT5). The required voltage and current signals for
control algorithm implementation are supply voltages, dc bus voltage, load
currents, supply currents, compensating current, and the dc link current of the
active filter. These signals are used to implement the control algorithm and various
performance-monitoring indices such as THD, power factor, reactive power, crest
factor, etc. However, the harmonic content of the nonlinear load current is detected
in one of three methods:
a)loadcurrent detection(IAF = ILH)
b) supply current detection(IAF = KsIsH)
c) voltage detection(IAF = KVVH)
The second phase of the control consists of the extraction of the reference
signals. The reference signals are derived based on the control methods and active
filter configuration. The harmonics content of the load current and the reference
control signals can be derived in either time-domain or frequency-domain.
The time-domain control methods are based on the instantaneous derivation
of compensating signals. Instantaneous active and reactive power theory (also
known as "p-q" theory) [42]-[59], synchronous detection method [80], and sliding-
mode method [6l]-[63] are commonly used time-domain control techniques. The
frequency-domain control methods are mainly based on the Fourier analysis of the
loadcurrent andlor voltage. Fourier analysis is performed to determine the
amplitude and phase of the harmonic currents of the load. Fourier analysis
methods, in general, have a slow response time. However, with the advent of DSPs,
fast Fourier algorithms can be implemented successfully in real-time.
In the third phase of control, fmal gating signals for the solid-state switches
of active filters are generated using PWM (such asspace vector modulation or
modulation-signal triangular signal intersection). The compensating signals can be40
developed in terms of either voltage or current signals. This is realized using
discrete analog devices, microprocessors, or DSPs.
Themostcommonlyusedtime-domaincontroltechniquesare
instantaneous active and reactive power ("p-q") theory, sliding mode, and
synchronous detection methods.
5.6 THE "P-Q" THEORY
The most well-know and widely used time-domain control method is the so-
called instantaneous "p-q" theory which was originally developed by Akagi in the
early 1970s [42]-[59}. This method is applied to three-phase three-wire systems
(Figure 5.9) as well as three-phase, four-wire systems. The control strategy is based
on transformation of three-phase current and voltage signals to two-phase
orthogonal "a-[" coordinates to generate compensating signals.
The instantaneous active and reactive powers are calculated from the
transformed voltage and current signals. From the instantaneous active and reactive
powers, harmonic active and reactive powers are extracted through the use of low-
pass and high-passfilters. From the harmonic active and reactive powers,
compensation signals, in terms of current or voltage signals, are derived by the use
of inverse "a-n" transformation. The main advantage of this method is the coupling
of current and voltage signals when calculating harmonic current.
Mathematically, the compensating signals for a three-phase three-wire
system can be derived as follows. Let the three-phase source-voltages be
represented byVa, Vb,v and the three-phase load currents be represented byi1, lLb,
i. Voltage and current signals can be transformed into orthogonal a-coordinates
by the following expressions:
IVal1ri1/2 1/2iIv0l
LiLo//2_[/2]
(5.1)
L'c j41
I'La1ffi1/2 1/2
tLal LiLsi=[o[/2 4I/2
1Lb (5.2)
ILc]
The instantaneous real and reactive (imaginary) power componentsare
defmed as in (5.3)
1p1=1
VaV$hIlLa
LqLjI'sVaI1L$
(5.3)
The instantaneousactive and reactive power components are then
decomposed into three components by means of low-pass and high-pass filteringas
shown in (5.4).
PL=PdP (5.4)
q =q+q
In equation(5.4)Pdand qare dc components corresponding to the
fundamental of the load current, andPLh and qLh are the ac values corresponding to
the harmonic current. ComponentsPLh and qLh are extracted by means of low-pass
or high-pass filtering. The reference control signals are generated by applying the
inverse a- transformation toPLh and qLh as in equation (5.5):
1:1=if_i2J/2iiVav11p1 (5.5)
LihCi [_1/2
J/2jLVpVaj LLh]
The resulting reference control signals are used to generate thenecessary
gating signals. The gating signals can be generated bya variety of approaches such
as hysteresis based current control or PWM current or voltage control through
hardware, or software such as DSP implementation. This theorycan be modified
and applied to three-phase, four-wire balanced and unbalanced systems. The
detailed discussion of this is beyond thescope of this thesis, more details can be
found in [52], [58]-[59].42
The other time domain control methods are synchronous detection method
[60], and sliding-mode control [61]-[63]. The details of these methods are beyond
the scope of this research. More details can be found in the references.
5J FREQUENCY-DOMAIN COMPENSATION
Control methods in frequency-domain are based on the frequency spectrum-
analysis of load currents and/or voltages and are mostly based on Fourier
transformations. Fast Fourier Transformation(FF1)are performed on the load
current and/or voltage signals to extract the harmonic content and generate the
appropriate gating signals for solid-state switches of the activefilter[64].
Frequency-domain compensation generally has large response times. However,
with the advent of high-speed microprocessors DSPs, FFT-based algorithms are
being implemented in real time successfully.
Cancellation of-M-harmonics method and the predetermined method are the
two major frequency-domain compensation techniques [64]. The cancellation of-
M-harmonics method can be used to compensate for the varying loads. The
periodicity property of harmonic currents is used to calculate the switching pattern
of the injected waveform.
Predetermined harmonic injection method injects fixed harmonic currents.
In this method, the harmonic currents must be known in advance. This method can
successfully be used for fixed loads.
In this research, an activefiltercontrol algorithm isdesigned and
implemented in a TMS320F240 EVM fixed-point DSP to cancel 5th, 7th11th,and
13thharmonics. The details are given in the next chapter.43
6. PROPOSED ACTIVE FILTER
6.1INTRODUCTION
AC power systems have a substantial number of harmonic generating loads
i.e. adjustable speed drive systems for motor control and switch-mode power
supplies used in a variety of office equipment, which draw nonsinusoidal current
primarily consisting of odd harmonics as discussed in Chapter 3. The adverse
effects of harmonics on power systems are discussed in Chapter 2. With the
increased use of harmonic-generating nonlinear loads in power systems, the
control of harmonic currents is becoming increasingly important.
A common remedial solution for reducing the effects of harmonics is
through filtering. Traditionally, shunt LC passive filters were used to suppress
harmonics in power systems. The filtering characteristics of passive filters, as
discussed in chapter 4, are mainly dependent on the power system parameters. In
addition, passive filters may interfere with the system impedances and result in
harmonic amplification. Due to the limitations and undesirable characteristics of
passive filters, active filters are becoming the alternative solution to reduce
harmonic distortion in power systems.
In this work, a three-phase active filter is designed and implemented to
compensate for lower order5th, 7th11th,and13thharmonics in a three-phase
balanced power system. The proposed filter uses a PWM rectifier topology with a
series LC tank tuned to a high frequency to cancel the lower order harmonics
generated by nonlinear loads. The filter is designed to be connected in parallel with
nonlinear loads at the point of common coupling (PCC) in order to cancel
harmonics before flowing into up-stream levels of the power system. Figure 6.1
shows the block diagram of the proposed active filter system.44
3-Phase AC Power
Systemv
Figure 6.1 The block diagram of the proposed active filtersystem
6.2 DESCRIPTION OF PROPOSED FILTER
By the proper control of the proposed active filter, several lower order
harmonics, i.e.5th7th1 1th13thcan be effectively canceled on ac power systems.
The active filter is controlled usingaPWMrectifier topology employing six bi-
directional IGBT switches as shown in Figure 6.2. One additionalbi-directional
IGBT switch is used as a bypass switch for the resonant tank. The filterinjects
harmonic currents with the same magnitude and 180 degreesout of phase with the
harmonics of the nonlinearloadon the ac power system. The series resonant tank
circuit consisting ofL0andC0is tuned to a high resonant frequency, e.g.f0=18*f1
= 1080 Hz (which will be explained in the next section), wheref160Hz. The six-
switch converter is PWM controlled to generatean output current, L, at the
resonant frequency. The output current, L, is reflected onto the filter input-side,as
a function of thePWMswitching functions controlling the bi-directional switches.
Thus, the desired current harmonicsare generated at the input of the filter in order
to cancel the nonlinear load generated harmonics at the PCC with the utility
(Figure 6.1).Voltage and I DSP
Current Sensors Control Unit PWM
Figure 6.2 PWM series resonant active power filter with DSP control
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The PWM strategy provides active cancellation of lower order harmonics
by controlling the input currents'fa,Iffi,and'fcto be at the desired harmonic
frequencies, i.e.5th7th11th 13thwith variable amplitude, and opposite in phase
to the load generated harmonics (Ia,'Lb,I).It should be noted that the PWM
switching frequency is chosen to be high and the switching frequency harmonics in
'fa, Ifb,and'fcare filtered by the Lf and Cf components composing a small input
low-pass filter (Figure 6.2). The losses of the resonant tank circuit are represented
by the resistance'R0'in Figure 6.2. In order to cancel the high-voltage turn-off
spikes on the terminals of the switches RC snubbers are used; thus the active filter
does not consume any real power other than that due to switching losses, losses in
the resonant tank, and the losses in the snubber circuit. The PWM control of the
active filter is first simulated in MATLAB to effectively cancel load-generated
harmonics The active filter control algorithm is also verified through PSpice
simulation as shown in Figure 6.5 using the gating signals generated in MATLAB.46
The filter is controlled in frequency domain to cancel
5th,7th11thand13th
harmonics.
6.3 ANALYSIS
The proposed three-phase series resonant active filtering scheme uses a
PWM rectifier topology as shown in Figure 6.2. When the filter is supplied by a
three phase voltage source, the output voltage, in terms of the input voltage and the
modulating functions, can be written as follows
v0(t)=T.v5(t) (6.1)
wherev(t)is the line-to-line source voltage and given as follows
Vsm(oX+30°)
v(t)T = = V.sin(oi-2'r/3+3O°)
(6.2)
V.sm(o.r+2r/3+3O°)
and T is the mathematical relation between the input and output voltages of the
filter, a vector composed of three modulating functions and is given in equation
(6.3).
r=[sw, Sw2Sw3] (6.3)
SW1, SW2, and SW3 are the sinusoidal line-to-neutral switching functions, in terms
of Fourier series representation, with each switching function given by
SW1=Aksin(hk(wt+a))
k=1 (6.4)
SW2=Aksin(hk(wt-2JrI3+a))
k=1 (6.5)47
SW=Asm(h(ajt+27r/3+a))
/c=1 (6.6)
The resulting output voltage (in equation (6.1)) can be written as
v0(t) =SW1 +SW2 V,, + SW3.V (6.7)
Since we are only interested in the fundamental and the 5th, 7th11th,and
13thharmonics, the modulating functions given in equations (6.4-6.6) reduce to the
following equations (6.8-6.10)
SW(A1 sin(h1(ot+30))+A5sin(h5(o.t+30))+A7sin(h7(o.t+30))')
A11 sin( h,1 (cot + 30)) + A13 sin( h13 (cot + 30)) )(6.8)
SW
(A1 sin(h1 (cot + 270)) + A5 sin(h5(cot + 270)) + A7 sin(h7 (cot+ 270))'
2
(+A11 sin(h11 (cot + 270)) + A13 sin(h13 (o.)t + 270)) )(6.9)
(A1sin(h1(cot+150))+A5sin(h5(cot150))+A7sin(h7(cot+150)))
(+A1 sin(h11(cot+150)) + A13 sin(h13 (cot + 150)) )(6.10)
where the "h" terms are the harmonic frequency coefficients that determine the
switching frequency of the filter and the "A" terms are the harmonic coefficients
that determine the amplitude of the filter compensation currents. The goal is to fmd
the appropriate expression for the "A" and "h" terms that can be used to control the
compensation currents. The filter output voltage, v0(t), by using equations (6.8-
6.10) in equation (6.7) is as follows:
v0(1)=4AIV (cos(( h1-1)(on + 30)) + cos(( h1IXwt + 270 )) + cos(( h11)(wt + 150)))
+-LA1V(_cos((h1 +1)(wz+30)) cos((h1 +1)(ot+ 270)) cos((h1 + lXwt + 150)))48
+-1A5V(cos(( h51)(wi + 30)) + cos(( h5 + lXot + 270)) + cos(( h5+ 1)(i + 150)))
+1A5V(cos((h5 + 1)(o+ 30)) + cos((h5 + l)(wt + 270)) + cos((h5 +l)(wt + 150)))
V (cos(( h7 - 1)(wt+ 30)) + cos(( h7 - 1)( wt+ 270)) + cos(( h7 1)(wt+ 150)))
cos((h7 + 1)(ot + 30)) cos((h7 + 1)(wt + 270)) cos((h7+ 1)(wl + 150)))
+1A11V(- cos(( h11 - 1)(wi + 30))- cos(( h11lXwt+ 270)) - cos(( h11lXwt+ 150)))
+!A11V(cos((h11 +lXwt +30)) + cos(( h11 + lXøt + 270)) + cos(( h11 + 1)(wt+ 150)))
+1A13 V cos(( h13 -1)(wt+ 30)) + cos(( h, -lXwt+ 270)) + cos(( h13 -1)(wt+ 150)))
+-!.-A13V(_cos((h13 + 1)(wt + 30))- cos((h13+ 1)(wt +270))cos((h13+ 1)(wt +150)))
6 11)
It is interesting to notice that theoutput voltage contains several harmonic
components at different frequencies and this will be reflectedat the input of the
active filter as harmonic components.Since we use a single-tuned LC resonant
tank at the output of the filterwe would like to tune the resonant tank to the largest
harmonic component of voltage/currentat the output of the filter in order to
generate the largest current at the input of the filter(Figure 6.2). The largest
harmonic components in the output voltage(equation 6.11) are at the(h11 )' and
(h1+l)thIfrequencies. The resonant tankcan be tuned to one of these two
frequencies to achieve this goal. Therefore,the resonant tank is tuned to (hi-i)frequency for this research. Thus, the output voltage in equation (6.11)reduces to
the following equation ( equation (6.12)):
v0Q) = ._A1V(cos((h11)(cot + 30)) +cos((h1 -1)(a + 270)) + cos((k lXwt + 150)))
(t)=-- A1V(cos((h1- 1)(ci*)cos((h1- 1)30))sin((h11)(or) sin((h1-1)30))
A1 V (cos((h1 - 1)(ct) cos((h1 - 1)270))- sin((h - 1)(wt)siri((h11)270))
+--AV(cos((h1 -1)(o%)cos((h1 1)150))sin((h1 -1)(ox)sin((h11)150))
(6.12)
The value ofh1that results in maximum output voltage, v0(t) in equation
(6.12), must be determined next. This is equivalent to the following quantities
(equation (6.13)) to be equal to ± 1.
cos((h1-1). (30)) = ±1
cos((h -1) (270)) = ±1 (6.13)
cos((h -1) (150)) = ±1
The value ofh1that satisfies this condition is(h1-1) =6 kwhere k =
1,2,3,...(h1= 7, 13, 19, 25 ...). A largerh1increases the frequency of the PWM
switching harmonics and decreases the size of the passivecomponents. The value
ofh1that is used for this research is optimized with respect to the size of LC
elements and switching frequency and thereforeischosen to be19.The
output resonant circuit is tuned to (hi1) x 60= 1080 Hz. The resulting output
voltage in the resonant circuit is as followsand the current is
50
3A1V
v0(t) = cos(( h11)üt)
2 (6.14)
v0(t) 3A1V
i0(t) = - cos((h11)wt)
R 2R (6.15)
where R is the impedance of the resonant circuit since the impedance of the
inductor and capacitor in the resonant circuit cancels at the resonant frequency and
h1= 19. R represents the losses in the circuit and V is the amplitude of the line-to-
line input voltage.
The input current of the filter can be written as
lfa(t)(SWSW3).i0(t)S10(t)
i(t) = (SWSW1)10(t)= 2i0(t)
i(t) (SW3SW2) i0(t) S3i0(t) (6.16)
where51, 52,and 53 are the line-to-line sinusoidal modulating functions. As can be
seen in equation (6.16), the output current, i4,)(t), is reflected onto the input side
according to the line-to-line switching functions S,S2,and S3. The input currents
for three phases are the same and 120° apart from each other. Only the expression
for the current of phase "a" is given here:
i10(t)= (SW, ...5J).i(t)
3A1V
=(SW1SW3) cos((h11)tot+ 180)
2R (6.17)
By using equations (6.17) and (6.8)-(6.10), the current at the input of the
filter is given as51
i10(t) {sin((wt)+sin((2h, 1)wz)}
3AIA5V{.((hh1+1)aIh530+180)+sin((h5 +h1 1)oi+h530+ 180)}
3A1A5uI{5jfl((5
h1 +1)ox+h5150+180)+sin((h5 +h1 1)r +h5150+180)}
+3A h1 +1)ctt+h730+180)+sin((h7 +h1 1)o+h73O+18O)}
h1 +1)ox+h7150+180)+sin((h7 i-h1 1)o+h715O18O)}
h +1)t+h113O+18O)+sin((h11 +11 1)+h113O+18O)}
+3AIAIIV{sin((hiih1 +1)or+h115O+18O)+sin((h1 +h1 1)at+h11150+180)}
+3A3V{sin((i,h1 + 1)or+h1330+180)+sin((h13 i-h1 1)o+h133O+18O)}
3A1A13j'
{sin((h13h + 1)w, + h13 150 + 180)+ sin((h13 + h11)wt + h13 150 + 180)}
(6.18)
Equating the "h" terms to the harmonics in the input current and choosing
h1=h leads to the following:h5=(h 6),h7=(h 8),=(h 12), and
h13=(h 14). The fmal form of the input current is given as
3..JA12V z(t)
4R
[sin{(2h-1)wt}+sin(wt)]+3A1A51'
[sin {(2h7):}+ sin(-5wt)]
4R
3-.fiA1A7V
+ [sin {(2h9)wz} sin(-7mt)]+
A11 V
[sin {(2h13)wt}+ sin( I lwt)] (6.19)
4R 4R
3..JA1 A13 V
+ [sin {(2h15)wt}+ sin(l3wt)]
4R
The fmal form of the switching functions in terms of the "h" is given as
follows
SW
(A1 sin(h(it + 30)) + A5 sin((h-6)(or + 30)) + A7 sin((h-8)(+ 30)) " -
c-f- A sin((h-12)(ot + 30)) + A13 sin((h-14)(o + 30))
J(6.20)52
(A1 sm(h(o.r270))A5 sin((h6)(or + 270)) + A., sin((h-8)(oi + 270)))
2
+A11 sin((h-12)(ol+270))+A13 sin(Qi-14)(ox+270)) )(6.21)
SW
(A1 sin(h(ox + 150)) + A5 sin((h6Xol150)) + A., sirt( (h-8)(i + 150)))
,+ A sin((h -12)(or +150))+ A13 sin((h-14)(or+150)) )(6.22)
In equations (6.20).(6.22), the frequency coefficients, "h", determine the
suitable PWM switching frequency and the series LC tankresonant frequency. The
active filter is designed to reflect the outputcurrent, L, of order (h- 1) onto the
input side. Therefore, the series resonant LC tank is tunedto (h1)*6O Hz. The
coefficients A1, A5, A7, A11, and A13 determine the magnitudes of thereflected
input harmonic currents. By changing terms, A1, A5, A7, A11,and A13 the
magnitude of5th, 7th, 11th,and13thharmonic currents at the input of the filter can
be controlled as desired. In addition, the injected harmonics by the proposedfilter
are made to be negative and positive sequence in order to successfully compensate
for the negative sequence 5th and and positive sequence7thand13thharmonic
currents generated by nonlinear loads. Furthermore, it can beseen in equation
(6.19) that 'fa consists of the following harmonics: 1St(60Hz),
5th7th11th, 13th,
(2h-15), (2h-13), (2h-9), (2h-7), and (2h-1). The fundamental (60Hz),and the
lower order harmonics (5th, 7th11th, 13th),are independently controlled by the
modulating function coefficients of A1, A5, A7, A11, and A13 respectively.The
independent control of the5th, 7th 11th,and13thharmonics on the input side allows
for effective cancellation of load generated harmonics under varyingload
conditions.
For h = 19, the higher order input harmonics of (2h-15), (2h-13), (2h-9),
(2h-7), and (2h-1), become 23'', 25th 29th 31St, and 37th andcan be easily filtered
by the small input filter L and Cf componentsas shown in Figure 6.2. Also notice
that for h=19, the LC tank resonates at 18*60 Hz= 1080Hz, resulting in small
sized passive components.53
By using equation (6.19) and the magnitudes of the load harmonic currents,
the coefficients of the modulating signals are given as in equation (6.23).
'4R11 4R15 4R17 A13V
A5
3A1V
A73A1V
(6.23)
4R111 4R113
A11
3-IA1V
A13
3-1f1A1V
where R is the resistance of the resonating circuit and1i, 15,17, I1,and113are
amplitudes of the load fundamental, 5th,7th,llth, and 13th harmonics respectively.
&4 SIMULATIONS
The PWM switching functions are as given in equations (6.20)-(6.22),
where the frequency coefficient variable, h, is 19, thus the series LC resonant
frequency is (h1)*60, or 1080Hz. The series resonant circuit components ofL0
andC0were selected to be 2.l7mH and lOpF respectively, and display a series
resonance at 1080Hz.
The simulation of the control algorithm in Matlab and PSpice is as follows.
First, a nonlinear load is simulated in PSpice. The load current in the PSpice
simulation is read into MATLAB. Then a 128-point FFT is performed on the load
current to determine the harmonic content of the load current including phases and
magnitudes. The harmonic magnitudes from the FFT are used in equations (6.23)
to calculate the modulating function coefficients A1, A5, A7,A11,andA13.
In the Matlab simulation, each modulating function, SW1, SW2 and SW3
(equations (6.20)-(6.22)) is generated using the coefficients in equations (6.23) and
it is then intersected with a triangle carrier wave (Figure 6.3 (a)) ofa frequency of
7.68 kHz to obtain a bi-level PWM signal as shown in Figure 6.3 (b). The tn-level54
line-to-line switching functionsS1, S2andS3are then obtained by successive
subtractions of the line-to-neutral functions(SW1, SW2, SW3) as shown in
equations (6.16) (Figure 6.3 (c)). Each ti-i-level line-to-lineswitching function is
Figure 6.3 PWM control of activepower filter. (a) Sine-triangle intersection (b) Bi-
level PWM signal (c) Tn-level line-to-lineswitching function Si (d) Positive
portion of S (e) Negative portion ofS1inverted (f) Control signal when all of the
switches are in the off state
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Figure 6.4 Simulation block diagram
then dividedintotwo positive signals, (d) and (e), by inverting the negative
portion. The two positive signals generated by eachline-to-line switching function
S,S2and S3, correspond to the top and bottom switch of thefirst, second and third
leg of the active filter bridge respectively.Since there must always be a path for
the inductive current to flow, when all the switchesare off at the same time, an55
error control signal needs to be generated corresponding to the time that all of the
switches are in the off state (Figure 6.3 (f)). The error signal is applied to the
bypass switch. The simulation block diagram is shown in Figure 6.4.
Figure 6.5 The active filter circuit diagram in Pspice
6.5 SIMULATION RESULTS
L0
R0
Co
Simulations were conducted using both MATLAB and PSpice to evaluate
the load harmonic cancellation performance of the proposed three-phase series
resonant active power filter. Figure 6.5 shows the PSpice circuit of the active filter.
Power MOSFETs were used in the PSpice simulations.
The nonlinear load system was also simulated in PSpice using a three-
phase diode rectifier load. The resulting harmonic currents are given in Figure
6.6(a) and 6.6(b). Notice the nonsinusoidal nonlinearloadcurrent that is rich in
harmonics as indicated in Figure 6.6(b). Figure 6.6(a) shows the input current,
and input voltage, V, waveforms for the three-phase diode rectifier nonlinear
load. The FFT of the input current, I, is shown in Figure 6.6(b). The magnitudes
of load harmonics are used in Matlab to generate the PWM switching functions.56
The switching functions are then used to generate the gating signals (Figure 6.4)
where they are then read into PSpice to control the active filter.
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Figure 6.6 (a) The nonlinear load current and voltage (b) FF1 of the nonlinear load
current
The nonlinearloadcurrent and the corresponding filter and resulting
conditioned ac line currents were also simulated in Matlab as shown in Figure 6.7.
Matlab was also used to generate the active filter gating signals to control the
PSpice circuit shown in Figure 6.5. The FFT of the resulting active filter current
and conditioned ac line current are shown in Figure 6.7.
The initial nonlinearloadcurrent as shown in Figure 6.6(b) has a THD
(total harmonic distortion) of 57%. After applying the active filter control
algorithm in MATLAB, the THD of the ac line current is reduced to nearly 0%.
After the PSpice simulation, the THD of the input ac line is reduced to 8%.i111
Figure 6.7 The Matlab simulation results (a) FFT of nonlinear load current (b) FFT
of the generated active filter current (c) the FFT of conditioned ac line current
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Figure 6.8 The PSpice simulation results (a) FFT of the generated active filter
current (b) FFT of the conditioned ac line current58
6.6 DISCUSSION
In this chapter, the proposed three-phase active power filter is designed and
simulated in Matlab and Pspice to cancel lower order (5th 7th 11th 1 3th harmonics
generated by nonlinear loads under varying load conditions (Figure 6.7 and Figure
6.8). The proposed approach employs a PWM rectifier topology witha series
resonant LC tank tuned to a high frequency. The PWM control of the activepower
filter displays the ability to control several lower order (5th,7th,1 1th 13th) harmonics
to effectively cancel load generated harmonics. PSpice and Matlab simulation
resultsverifytheconcept of the proposedactivefilter.The hardware
implementation of the active filter is given in the next chapter.59
7. DSP IMPLEMENTATION
7.1INTRODUCTION
The advent of programmableDSPsin recent years is creating a revolution
in control, monitoring and testing of power electronic applications; for example,
ASDs and active filters. High-performanceDSPsmake it possible to implement a
wide variety of control algorithms at high sampling rates and reasonably low cost.
Power electronic applications such as ac and dc drives and active filters are
typically complex combinations of linear, nonlinear, and high-frequency switching
elements. These applications demand the use of high-speed data acquisition
systems and the implementation of complex control methods.DSPsalong with
high speed data converters meet the processing requirements imposed by such
systemsinreal-time. In addition, a DSP-based control system compared to a
conventionaldiscretehardwarecontrolsystem,offersgreatperformance
improvements including noise filtering, signal conditioning and monitoring which
isquite important for diagnostic purposes and trouble shooting [65}-[66].
Therefore, a TMS320F240DSPis used in this research to control the proposed
active filter.
7.2SELECTION PROCESS OF THE DSP
Before selecting aDSP,the application at hand must first be thoroughly
analyzedand the system requirements must be defmed. The capabilities and
characteristics of different processors should be evaluated in light of these
requirements. The main criteria in selecting a processor for this work were CPU
clock frequency, data converters (analog-to-digital converters(ADCs)and digital-60
to-analog converters (DACs)), timers, PWM capabilities, word-length, and data
format. The clock speed is the most critical requirement for real-time applications.
Software development of a DSP-based system is very critical to deliver high
performance in real-time. Real-time processing requires a fast multi-tasking
operating system. Using a high-level language(HLL)like C or MATLAB can
reduce the software development effort significantly. However, a C compiler does
not generate the optimum code for aDSP.Compiled code is usually two to four
times larger than the assembly code. Due to the complexity of the algorithm and
real-time requirements, assembly language is used to implement the algorithm in
order to use the full capabilities of theDSP'shardware performance and to prevent
loss of calculation power and to minimize quantization errors. The Texas
Instruments TMS32OF4ODSP,[66]-[70], was chosen for this application based on
the requirements imposed by the proposed active filter. This processor is a 16-bit
fixed point DSP. The code for this application is written in assembly language.
Details of this processor are given in Appendix B.
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Figure 7.1 Block diagram of the DSPinputstage
7.3 IMPLEMENTATION
The objective is to digitally control the proposed active filter, which was
discussed in detail in Chapter 6, to cancel lower order (i.e.5th7th11th13th)
harmonics generated by nonlinear loads using a TMS320F240 DSP. To interface
the DSP with the power circuit, a signal conditioning and protection circuit was61
built. The details of the hardware interface circuits are given in Appendix C
through Appendix G. Figure 7.1 shows the block diagram of the interface circuit on
the input-side of theDSP.
Since the system is balanced, only one current signal and one voltage signal
are measured. The source voltageVband load current Iare measured using a
voltage transducer (Vi) and a current transducer (CT) respectively. TheDSP
requires an input signal level of 0 - 5V. The measured voltage and current signals
are offset corrected and amplified to meet the specifications of theDSP(Figure
7.1).
0
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Figure 7.2 Block diagram of the DSP output stage
IGBT-Gates
The three full-compare units of the DSP (Appendix B) are used for sine-
triangle comparison and PWM generation. The three modulating functions
(equations (6.20)-(6.22)) are internally generated and then intersected with a
triangular carrier signal with a frequency of 7680 Hz. Three PWM signals
corresponding to the three modulation signals are generated by theDSP.The active
filter has a total of seven IGBT switches (one of them is used as a bypass switch
for resonant tank, Figure 7.3). The bypass switch is required to compensate for the
effects of dead time (the time when the resonant circuit is in an open circuit
condition). Since the resonant circuit has a large inductor, the rectifier curcuit has
to provide a current path for the resonant circuit current to flow continuously in
order to protect the rectifier switches against high voltage spikes. The control signal
for the bypass switch is generated when the resonant current path is incomplete.62
The threePWMsignals of theDSPare passed through a programmable array logic
(PAL) to generate seven PWM signals to apply to the gate terminals of the active
filter switches (Appendix I). The block diagram of the output stage of theDSP is
given in Figure 7.2.
a
Figure 7.3 The active filter with gating signal descriptions
)
0
The generation of the seven PWM signals from three PWM signals by using
aPALis based on the logical operation on the threePWMsignals. Figure 7.3 shows
the descriptions of the gating signals of the active filter. The logical table for the
PALto generate six signals from three signals is given in Table 7.1 The code for
Table 7.1 The logical truth table to generate sixPWMsignals from three signals
.
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the PAL to generate six PWM signals and theerror signal for the bypass switch is
given in Appendix I. The truth table for theerror signal is given in Table 7.2.
The control algorithm for this research is implemented in thefrequency-
domain. It uses Fourier analysis of the load currentto determine the harmonic
content. The control algorithm is designed to cancel lower order harmonics (i.e.
5th7th11th13th
at 300 Hz, 420 Hz, 660 Hz, and 780 Hz respectively). In order to
Table 7.2 The logical truth table for error signal
Ia-.
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algorithm are one line-to-line voltage signal andone phase current signal (v[nJ
and i[n]). The filter is designed fora balanced system and therefore only one64
voltage signal(Vab(t))and one phase current(I(t))are used. The output variables
of the DSP are three-P WM signals.
The harmonic content of the load current is extracted through the fast
Fourier transformation of the load current providing that the three-phase load is
balanced and supplied by a balanced three-phase voltagesource.
The TMS320F240 module's on-board Analog-to-Digital converters (ADCs)
sample the load current and source voltage ata sampling rate of 7680 Hz. The
sampled current,IL[fl],is buffered in a 256-word buffer. A 128-pointFFT is
performed on the input current to determine the harmonic content of the load
current including magnitude and phase of the5th, 7th11th,and
13thharmonics.
Modulating signal coefficients, (A1, A5, A7,A11, A13)and the resulting PWM
signals are calculated using the result of theFFT.
ILa(t)j, 1Vsa(t)
ADC
In1 Vjfll
FFT
) )
FILTER
Calculationsj4 Max-detector
___
H
UpdateL Zero-Cross
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Figure 7.4 The block diagram of the implementation of control algorithm65
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7.4 SOFTWARE ORGAN ISATION
The software concept is based on functional blocks which are organised in
different libraries which were originaily developed in [79]. There is a central main
program, which contains the task-handling process and system initialisation. All of
the other programs are called from the main program. All modules are declared as
macros and thus are only assembled when they are used. The main file also saves
and restores the environment when needed during an interrupt service routine.
Figure 7.6 shows the functional organisation of the software blocks. The code and a
brief explanation for each of these modules is given in Appendix K.
The experimental results of the implementation are given in the next
chapter.67
8. EXPERIMENTAL RESULTS
A laboratory prototype of the active filter has been builtto evaluate the
performance of the proposed filter and its implementationin the TMS320F240
Evaluation Module. The active filter is realized using sixbi-directional IGBT
switches along with a series LC resonant circuit. In orderto eliminate the
detrimental effects of the dead time which correspondsto the commutation time of
the switches a bi-directional bypass switch is connectedacross the terminals of the
resonant circuit. The bi-directional switches are realized by usingtwo IGBT
switches in a back-to-back configuration. A three-phase diode-rectifierwith a dc
bus capacitor is used as a nonlinear load. The rectifierwas loaded with a resistive
load. The system is supplied witha voltage of 2O8VLL with a frequency of 60 Hz.
Figure 8.1 shows the block diagram of the experimentalsetup. The active filter is
controlled using a TMS320F240 DSP. The DSP is connectedto a PC through a
XDS51OPP emulator.
Three-phase
Utility Source
CONTROL
CIRCUIT
POWER
CIRCUIT
Figure 8.1 The laboratory setup of the hardware68
The load for the experimental setup isa 2.6 kW resistive load composed of
a three-phase diode rectifier with a dc smoothing capacitor ofCrd,= 2400 1.IF. The
resonant circuit is realized using an inductor ofL0= 2.2mH and a capacitor ofC0 =
9.9 j.tF with a quality factor of Q= 67. The resonant tank is tuned to 1080 Hz. The
input LC low-pass passive filter is realized withan inductor ofLf1.81 mH and a
capacitor ofCf= 12 jiF. The LC passive filter is used to smooth the input voltage
and current waveforms of the active filter. Figure 8.2shows the complete circuit of
the compensation system. The measurementswere taken at points A, B, C, and D.
A R
_________ PWM
Voltage and current
I I Gating Signals
transducers DSP
Figure 8.2 The complete circuit of the compensationsystem
V0
As discussed before, the harmonics inpower systems distort the source
voltage due to the voltage dropon the power lines. The filter in this work is
supplied from a three-phase supplysource through a three-phase variable voltage69
transformer. The transformer has a large winding impedance and therefore there is
a significant voltage drop due to harmonic currents which distorts the sinusoidal
shape of the voltage at the PCC. Figure 8.3 shows the source voltage at the PCC
measured at point A (Figure 8.2) before and after the application of active filter.
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Figure 8.3 The source voltage without (top) and with active filter application
(bottom)
It can be seen that the peak of the source voltage is reduced which can affect the
operation of sensitive equipment. The active filter cancels harmonic currents and
therefore reduces the voltage distortion significantly.
The load and source currents (measured at point A and point B respectively,
Figure 8.2) before the application of active filter are shown in Figure 8.4 and
Figure 8.5. It is obvious that the source and load currents are the same and contain
a large amount of harmonic distortion with a THD of 70.67%.10
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Figure 8.4 Source current before application of the active filter
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It is reported in [31]-[32] that the impedance ofa voltage source nonlinear
load (nonlinear loads with a dc capacitor) is low and thusa series filter should be
used instead of a shunt filter due to the fact that the compensation currentmay flow
into the load side instead of the source. The nonlinear load that is used in this work
is a voltage source with a large dc capacitor. The experimental resultsshow that
there is little current flowing into the load side. Thiscan be seen by comparing
Figure 8.5 to Figure 8.6. The amplitude of the load current after the applicationof
the active filter (Figure 8.6) is slightly higher than before the application of the
active filter (Figure 8.5). But the shunt active filtercan still be used with a voltage
source nonlinearloadsuccessfully. Figure 8.5 shows theloadcurrent (measured at
point B) after the application of the active filter. Comparing Figure 8.5 with Figure71
8.6 indicates that there is nota significant change in the harmonic content of the
load current.
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Figure 8.7 Compensation current measured at point D
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Figure 8.7 indicates the input current of the active filter measured at point D
(without LC input passive filter). In can be seen that the current generated by the
active filter is quite discontinuous due to the high switching frequency. In addition,
the filter current has very high current spikes due to the effects of the commutation
of the current from one pair of switches to another. As mentioned before, the DSP
generates only three PWM output signals and seven signals are generated from
three PWM output signals by using a PAL. The PAL introduces more current74
spikes due to the additional dead time resulting from delays. Furthermore, the
current spikes distort the input voltage and their effects can be seen as notches.
(Figure 8.9)
The use of an LC passive filter smoothes the input current of the active
filter and eliminates the high switching harmonics at the input of the filter and thus
leads to more continuous sinusoidal voltage and current waveforms. Figure 8.8
shows the active filter current with the use ofan LC input passive filter (measured
at point C). Comparing Figure 8.7 to Figure 8.8 shows that the LC passive filter
eliminates high frequency harmonics and thus results ina continuous current with
the desired input current magnitudes.
40
20
-20
25
20
'15
Compensation current
I I I I I
-0.025 -0.02 -0.015 -0.01 -0.00500.005 0.010.015 0.02 0.025
time (s)
0
5 10 15 20 25 30 35 40 45 50
Harmonics
Figure 8.8 Compensation current measured atpoint C
The switching operation of the active filter also distorts the supply voltage.
There are high spikes in the voltage due to the stray inductances of switches and75
connectors and the inductor of resonant circuit. In addition, there are voltage
notches due to the dead times of the active filter switchings. The use of an LC
passive filter improves the quality of the input voltage and results in a sinusoidal
waveshape. Figure 8.9 shows the input voltage (measured at point D) without the
use of the LC passive filter and with the use of the LC passive filter (measured at
point C).
The resonant tank of the active filter is tuned to 1080 Hz in order to
generate the desired harmonics at the input of the filter. Figure 10 and Figure 11
show the resonant circuit voltage and current waveforms respectively. It can be
observed that the resonant voltage and current mainly contains only 1
8thharmonic
(1080 Hz).
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Figure 8.9 The filter input voltage with and without LC passive filter76
The compensation performance of the active filter is given in Figure 8.12. It
indicates the source current after the compensation currentsare injected (measured
at point A). The filter compensation currents cancel the load generated harmonics
and thus results in a sinusoidal current with only smallamounts of the5th,7th,1 1tb
and
13thiharmonics. It can also be seen that the higher order harmonics suchas17th,
19thetc. do not carry any significant current. The THD of thesource current after
compensation currents are applied is reduced from 70.67%to 18.5 1%. Therefore
there is a significant reduction in the total harmonic distortion.
Finally, the gating signals are given in Figure 13 through Figure 16.
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9. CONCLUSIONS AND RECOMMENDATIONS
9.1SUMMARY OF RESULTS
The power quality problem has attracted great attention in the past decade
as a result of the installation of more sensitive electronic equipmentand the
increased use of nonlinear loads. The nonlinear loads generate odd harmonics
which deteriorate the power quality and affect the operation of sensitive electronic
equipment. Three-phase nonlinear loads such as adjustable speed drives generate
non-triplen harmonics with lower order5th, 7th11th,and
13thharmonics being
dominant. The higher order harmonics do not cany any significant current and their
effect can be neglected.
The focus of this work was on the compensation for lower order
5th, 7th
11thand13thharmonics in three-phase power systems. A three-phasepuy
controlled shunt active filter was designed to inject harmonic currents with the
same magnitude and opposite phase to that of nonlinear load currents inorder to
cancel harmonics at the point of common coupling. The filter topology is based on
a three-phase rectifier topology with an LC resonant tank. The current inthe LC
resonant tank is reflected onto the input of the filter as harmonic currents. The main
advantage of this topology is the ability to adapt to varying loads in real-time. The
control of the filter is implemented in the frequency domain in a TMS320F240
DSP which provides the advantage of reduced hardware components and the use of
FFT implementation.
A laboratory prototype has been built to verify the performance of the active
filter. This involved the hardware and software design, including active filter,
transducers, DSP input and output interface circuits, and the implementation of the
control algorithm in assembly language. The feasibility of the approach was proven
through the testing of the active filter. The active filter was connected in parallel to81
a rectifier-type nonlinear load with a THD of 70.76%. After compensation the THD
is reduced to 18.51% under 1.26% unbalanced input voltageconditions.
9.2 RECOMMENDATIONS FOR FUTURE WORK
The active filter draws a significant amount of fundamentalcurrent. The
contribution to the fundamental current is mainly dueto the switching losses, the
losses in the passive LC elements and, the losses in the RCsnubber circuits.
Snubbers are used to reduce the high voltage spikeson the terminals of switches.
The snubber circuit needs to be optimized to reduce the lossesand fundamental
current.
The proposed filter is designed for balancedpower systems. It was tested
under 1.26% of voltage unbalance successfully. There is alwaysa certain degree of
unbalance in the voltage of a power system dueto unequal distribution of single-
phase loads (typically <3%, as dictated in ANSI standardC84.1 -1995). The
derivation of modulating signals in terms of negativeand positive sequence
components needs to be investigated to incorporate effective operation under larger
voltage unbalance conditions.82
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APPENDICESAPPENDIX A: LIST OF MATERIALS
APPENDIX B
TMS320F240 EVM DSP Board
PAL CE22V1OQ-25PC (AMD)
Drives for PAL to Optocouplers (74HC04N, 2 Pieces)
APPENDIX C
R1-R8 12 Ohms
R9-R16 1051 Ohm
R17-R24 1151 Ohms
R25-R32 160 Ohms
C9-C16 1000 iF, 25V
Cl 7-C24 474 nF
C25C32 104 nF
D1-D8 Zener (1N751A)
U17-U24 Drives (1R2121)
U25-U32 Optocouplers (6N136)
APPENDIX D
TX1-TX Signals Transformer (120/15, 60 Hz)
C1-C8 470 iF, 50V
U1-U8 Single-phase diode rectifiers (BR86D)
U9-U16 15 Voltage regulator (7815)
APPENDIX E
R53-20 kOhm
R54R64 lOkOhm
R65-R74 9.3 kOhm
R75-R96 32.42 kOhm
U33-U53 Opamp (741, in Quads LM448M)
APPENDIX F
CTI-CT6 Current transformers (CR 8750-230)
R47-R52 12 Ohm
APPENDIX G
R33-R39 50 kOhm (2*25 Ohms- 5 Watts)
R40-R46 160 Ohms
U33-U39 Voltage Transducers (LV-25-P)91
APPENDIX B: THE TMS320F240 DSP
TMS320F240 processor is a member of the TMS32Ofamily of digital signal
processors. The TMS320F240 Evaluation Module integrates the performanceof a
16-bit fixed-point high DSPcore and the on-chip peripherals of a microcontroller
into a single-chip to meeta wide range of digital control applications. These
applicationsareindustrial motor drives, power invertersand controllers,
automotive systems (such as anti-lock brakingsystems, electronic power steering,
and climate control), appliance and HVACblower/compressor motor controls, and
robotics and CNC milling machines. At 20 millioninstructions per second (MIPS),
it offers significant performanceover traditional 16-bit microcontrollers and
microprocessors in real-time applications. Systemperformance can be enhanced
through the use of advanced control algorithmsfor techniques such as adaptive
control, Kalman filtering and state control. TheTMS320F240 special architecture
uses a 16-bit word length along with 32-bit registers for storing intermediate
results, and two hardware shiftersare available to scale numbers independently of
the CPU. This unique structure minimizes thequantization and truncation errors
and increases processing power.
The TMS320F240's unique peripheral unit,event manager, is application-
optimized and enables the use of advancedcontrol techniques for high-precision
and high-efficiency full variable-speed controlof all motor types. Included in the
event manager arespecialpurpose PWM generationfunctions,suchas
programmable dead-band function andspace vector PWM state machine for three-
phase motors that provides maximum efficiencyin the switching of power
switches. Three independent up/down timers,each with its own compare register,
support the generation of asymmetricas well as symmetric PWM waveforms. Two
of the four capture inputsare direct connections for quadrature encoder pulse
signals from an optical encoder.
The following is a summary of F240 features:92
CPU:
32-bit central arithmetic logic unit (CALU)
32-bit accumulator
16-bit x 16-bit parallel multiplier with a 32-bit product capability
Three scaling shifters
Eight 16-bit auxiliary registers with a dedicated arithmetic unit for indirect
addressing of data memory
Memory:
544 words x 16 bits of on-chip data/program dual-access RAM
16K words x 16 bits of on-chip program ROM or flash EEPROM
224K words x 16 bits of maximum addressable memory space (64K words of
program space, 64K words of data space, 64K words of 110 space and 32K
words of global space)
External Memory Interface Module with a software wait-state generator,a 16-
bit address bus, and a 16 bit data bus
Support of hardware wait-states
Program Control:
Four-level pipeline operation
Eight-level hardware stack
Six external interrupts: power-drive protection interrupt, reset, NM!, and three
maskable interrupts
Instruction Set:
Source code compatibility with C2x, C2xx, and C5x fixed-point generations of
TMS 320 family93
Single-instruction repeat operation
Single-cycle multiply/accumulate instructions
Memory block move instructions for program/data management
Indexed-addressing capability
Bit-reversed indexed-addressing capability for radix-2 Fast Fourier Transforms
(FFTs)
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FLASH DARAM
DARAM BO
EEPROM B1/82
Program Bus
Memory
I
Instruction k240
r4rogra1
Regi 1cpu
Controller
ARAU Input I
Shifter
I
I Multiplier
$tatus/
I Control
Registers ALU TREG
Auxiliary I
Registers Accumulator PREG
Memor. I
Output Product
Mapped
Shifter
I
Shifter
Registers
Clock I I System-Interface
Module Modute
Dual 10-Bit
ISerial- I
I Serial- Analog-to-
IPeripheral Communications
Digital
IInterface Interface Converter
I I
116 14 12
j TestLtioJ
E&nal4l
Software
Wait-State
Generation
Event
Manager
General
Purpose
Timers
Compare
Units
Capturel
Quadrature
Encoder
Pu'se
PDPINT
Interrupts
Digital input/output
Reset
Peripheral Bus
Watchdog
Timer
Figure Bi The functional block diagram of TMS320F240PAGE 1
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Figure B2 Memory Map of TMS320F240 Evaluation Board
Power:
Static CMOS tecimology
Four power-down modes to reduce power consumption
Event Manager:
12 compare/pulse-width modulation (PWM) channels (9 independent)
Three 16-bit general-purpose timers with six modes, including continuous up
counting and continuous up/down counting
Three 16-bit full compare units with dead band capability95
Three 16-bit simple compare unit
Four capture units, two of which have quadrature encode-pulse interface
capability
Emulation: IEEE Standard 1149.1 test access port interface to on-chip scan-based
emulation logic
Speed: 50 ns (20 MIPS) instruction cycle time, with most instructions single-cycle
Others:
Dual 10-bit analog-to-digital converter
28 individually programmable, multiplexed 110 pins
Phase-locked loop (PLL)-based clock module
Watchdog timer module with real-time interrupt
Serial communication interface (SC!)
Serial peripheral interface (SPI)96
APPENDIX C: THE DRIVER CIRCUITS FOR IGBT
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Figure Cl The driver circuits for IGBT switchesAPPENDIX D: POWER SUPPLY CIRCUIT
TX 1
TX2
7\ c.!Lu7815J+ V15/1+
I
cj uic7815J+ V15/2+
i T
I
Vi 5/2-
cj u17815l. v15/3+
>i T
V
Vi 5(3-
cj ui7815j + v15/4+
I
cj ui78l5j + V15/5+
i T j
V
V15/5-
7\cj ui7815I + V15/6+
2-i T I
IV
Vi 5/6-
7'..\cj ui7815I V15/7+
-i T
I
1V
cj ui7815l + V15/8+
15
V15/8-
Figure Dl The power supply cicuit
97APPENDIX E: CONDITIONING CIRCUIT
Figure El The signal conditioning circuit
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APPENDIX F: CURRENT TRANSDUCERS
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Figure Fl The current TransducersAPPENDIX G: VOLTAGE TRANSDUCERS
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APPENDIX H: MATLAB PROGRAM LISTING
% Abdurrahman Unsal
% This is the program that generates the Switching signals in matlab for PSpice
% Simulation. The proceedure given here repesents the implementation of the control
% algorithm in DSP.
% Update 7/25/2000
dc;
close all;
clear all;
N128; % Size of FFT, number of samples in one period, provided by the programmer
T1/(7680);% Sampling period, provided by the programmer
freq=60; % Fundamental Frequency
P.0.2264; % The resistance of resonant circuit, provided by the programmer
h19; % harmonic coefficient, provided by the programmer
h5=h-6; % Coefficient of 5th harmonic
h7=h-8; of 7th
hllh-12; % of 11th
hl3h-14; % of 13th
plpi/6; % Phase angle of the switching function SW1
p2pl_2*pi/3;% of SW2
p3=pl#2pi/3;% of SW3
p3p1+2*pi/3;% of SW3
p3p1+2*pi/3;% of SW3
k0:N-l; % Number of samples
w=2*pi*freq*k;
V294; % The amplitude of the line-to-line voltage
% The amplitude of fundamental line current (from a PSPICE simulation
% of nonlinear load
11=17.85; % The amplitude of the fundamental current
15=15.8; % 5th harmonic
17=14.48; % 7th
111=10.6; % 11th
113=8.3; % 13th
% The simulation of the load current. The load current is assumed to be sensed by CT and
% read to the board to perform FFT to calculate the phase and amplitude of
% load current. Load current = Ila, asumming that the load is a 3-phase balanced
% load.
Ila=Ial*sin(w*(T)_pi)+1a5*sin(5*(w*Tfl+1a7*sin(7*(w*T_pi))+Iall*sin(ll*(w*T))+Ial3*sin(13*(w*T_
pi))
If=fft(Ila,128); % The FFT of the input current
Ial=2abs(If(2}/128); % The magnitude of fundamental current.
1a5=2*abs(If(6)/l28); % 5th harmonic
1a7=2*abs(If(8)/l28); % 7th
Iall=2*abs(If(l2)/l28); % 11th
1a13=2*abs(If(14)/128); % 13th
% The calculation of moduling coefficients
A=sqrt(4*R*Ial/(3*sqrt(3)*V)); % The Coefficient corresponding fundamental current
Al(4*R*IaS/(3*sqrt(3)*V*A)); % 5th harmonic
Al1=(4*R*1a7/(3*sqrt(3)*V*A)); % 7th
Alll=(4*R*Iall/(3*sgrt(3)*V*A));% 11th
Allll=(4*R*Ial3/(3*sqrt(3)*V*A)); % 13th
% Switching functions;
% SWI, SW2, SW3 are the modulation signals each of these signals has to be
% intersected with a triangular wave of a frequency of 10kHz.The resulting
% signals sigl, sig2, and sig3 are used to generate the gating signals of the
% power MOSFETs.
% Si = sigl-sig3, S2=sig2-sigl,S3 = sig3-sig2;
% Each of these signals is applied to one leg of the active filter. The positive
% part (S1.,pos, S2pos, S3pos)is applied to the upper switch of the leg, and the
% negative part (Slneg, S2_neg, 53_neg)is rectified and then applied to the lower
% switch of the filter.102
% There is a time when all of the switches are in off state, an error signal must me generated
% corresponding to this time and must be applied to both lower and uppers switches of
% one of the three legs.
SW1=A*sin(h*(w*T+pl) )+A1*sifl(h5*(w*T+pl))+All*sjfl(h7*(W*T+pl))+.
Alll*sin(hll* (w*T+pl) ) +Allll*sin(hl3* (w*T+pl)
-----------------------
SW2=A*sin(h*(w*T+(p2)) )+Al*sin(h5*(w*T+(p2)fl+All*Sin(h7*(W*T+(p2)))+
Alll*sin(hll* (w*T+(p2) ) )+Allll*sin(h13* (w*T+(p2))
% ----------------------------------------------
SW3=A*sin(h*(w*T+(p3)fl+Al*sin(h5*(w*T+(p3)))+All*sin(h7*(w*T+(p3)fl+
Alll*sin(hll*(w*T+(p3)))+Allll*sin(hl3*(w*T+(p3)));
% The generation of the error signal
% The following part of the code is not necessary for the DSP board. This part of the
% code generates the appropriate gating signals for the PSPICE simulation.
% Filter input line-to-line voltages
Vab=Va-Vb;
Vbc=Vb-Vc;
Vca=Vc-Va;
Vo=SW1.*Vab+SW2.*Vbc+SW3.*Vca; % Filter output voltage
Io=Vo/R; % current
% Filter input currents
Ifa=(SW1-SW3) .1o;
Ifb=(SW2-SWl) .*Io;
Ifc=(SW3-5W2) .1o;
%% The fundamental component of the supply current
% The modulating signals for PSpice simulation and gating signals.
SW1=A*siu(h*(2*pi*60* [O;l000003/l00000+pi/6))+Al*sin( (h_6)*(2*pi*60* [O;l00000]Il00000+.
pi/6))+All*sinUh_8)*(2*pi*60*(0:l00000]/l00000+pi/6fl+Alll*sifl((h_12)*..
(2*pj*60*[0:l00000]/l00000+pi/6))+Allll*sin((b_14)*(2*pi*60*[0:l00000]/l00000+pi/6));
SW2=A*sin(h*(2*pi*60*[0:l00000]/l00000_pi/2))+Al*sin((h_6)*(2*pi*60*[0:l00000]/l00000+..
5*pi/6))+All*sin((h.8)*(2*pi*60*10:l00000]/l00000._p1/2))+Alll*Sin((h_12)*
(2*pi*60*[0:l00000]/l00000+5*pi/6))+Allll*sin((h_14)*(2*pi*60*[0:l00000]/l00000_pi/2)>;
SW3=A*sin(h*(2*pi*60*[0:l00000]/100000+5*pi/6))+Al*sin((h_6)*(2*pi*60*[0:100000]/l00000_..
pi/2))+All*sjn((h_8)*(2*pi*60*(0:l00000]/l00000+5*pi/6fl+Alll*siflUh_12)*.
(2*pi*60* [0:100000] /l00000-pi/2) )+Allll*sin( (h-14)(2*pi*60* [0:100000] /100000+5*91/6))
%Generation of triangle wave for the control of the switches.
S=sawtooth(50000*pi*[0:l00000]/l00000,0.5);
% The gating signals.
sigl*sign((SW1)-max(SW1) *S)
sig2=sign((SW2)_max(SW2)*S)
sig3=sign( (SW3) -max(SW3) *S);
ssl=sigl-sig3; % Three-level signals
ss2=sig2-sigl; % Three-level signals
ss3=sig3-sig2; % Three-level signals
% THE GATING SIGNALS
% Positive part phase a
Sslssl(l:1667); % One period of 60 Hz cycle
ssl..pos=ssl;
k=find(ssl..pos);
ssl...pos(k)=sslpos(k)+2; % The positive part of the signals
% Negative part phase a
551*551(1:1667)
ssl_neg=ssl;
l=find(ssl_neg);
ssl.jieg(l)=sslneg(l)-2;
ssl_neg=_l*ssl_neg;
% Positive part phase b
ss2'5s2(l:1667)
ss2_pos=ss2;
m=find(ss2pos);
ss2...pos (m) =ss2pos (m) +2;
% Negative part phase b
ss28s2(l:1667)
ss2neg=ss2;
n=find(ss2_neg);
ss2jieg(n) =ss2 neg(n) -2;103
ss2_neg=_l*ss2_rleg;
% Positive part phase c
sS3ss3(l:1667)
ss3_pos=ss3;
o=find(ss3_.pos);
ss3pos(o)ss3_pos(o) +2;
% Negative part phase c
ss3ss3(1:1667)
ss3_neg=ss3;
p=find(ss3_neg);
ss3_neg(p) =ss3_neg (p) -2;
ss3_neg=_l*ss3_neg;
% Generating error signal.
error=ssipos+ss2_pos+ss3_pos+ssl_neg+ss2_neg+ss3_neg;
error=error-8;
error=-lerror/2;
%FINAL SWITCHING FILES FOR PSpice Simulation.
% Upper Leg a
ssLpos=ssLpos;
fll=find(sslpos>-l);
yll=[fll/100000;ssl_pos*(l5/4)];
fid=fopen( SW1I.txt. 'w);
fprintf(fid, %i.6f%2.Of\n' ,yil);
fclose(fid)
% Lower Leg a
ssl_neg=ssl_neg;
fl2=find(sslneg>-l);
y12=[f12/l00000;ssl_neg* (15/4)];
fid=fopen(SW12.txt, w);
fprintf(fid, %1.6f%2.Of\ri ,y12);
fclose(fid)
% Upper Leg b
ss2.pos=ss2..pos+error;
f21=find(ss2_pos>-1);
y21=1f21/l00000;ss2_pos*(15/4)]
fid=fopen( SW21.txt, 'w);
fprintf(fid, %1.6f%2.Of\n,y21);
fclose(fid);
% Lower Leg b
ss2_neg=ss2_negerror;
f22=find(ss2_neg>-l)
y22(f22/l00000;ss2_neg*(15/4)]
fid=fopen(SW22.txt, w);
fprintf(fi& %1.6f%2.Of\n,y22);
fclose(fid);
% Upper Leg c
f31=find(ss3_pos>-1);
y31=(f31/100000;ss3...pos*(15/4)];
fid=fopen( SW31.txt, 'w);
fprintf(fid, '%1.6f%2.Of\n' y3l);
fclose(fid);
% Lower Leg c
f32=find(ss3_neg>-l);
y32f32/1000O0;ss3_neg*(15/4));
fid=fopen(SW32.txt, w');
tprintf(fid,%l.6f%2.Of\n,y32);
fclose(fid)
%Error signalfor bypass switch
ferror=find(error>-l);
yerror=[ferror/100000;error*(15/4)];
fid=fopen( E.txt', w);
tprintf(fid, '%1.6f%2.Of\n ,yerror);
fclose(fid)
% Test for switching functions.
Va=l69 7*sin(2*pi*60* 10: 100000) /100000);
Vb=169 7*sin(2*pi*60* 10:100000] /l00000_2*pi/3)
Vc=169.7*sin(2*pi*60* (0:100000] /100000+ 2*pi/3)
% The output voltage
Vo= (Si. *Va+S2*Jb+53 *Vc);
% The output current
IOV0/R;
% The inputcurrent
Ifa=(SW1-SW3) .*Io;
Ifb(5W2-SW1) .*Io;
Ifc=(5W3-SW2) .*Io;
Ifbfft(Ifb, 100000);
Figure
pIt(abs(I1b)f 100000);104
APPENDIX I: ASSEMBLY PROGRAM LISTING
Oregon State University
File : MAIN.ASM
Orginator : Abdurrahman Unsal
Date : 05.26.2000
Target System :C24x Evaluation Board
Description:
This project-file contains the task-handling, the
System initialization and following modules
- Save environment for interrupt routinerag_save'
- Restore environment from interrupt. 'reg_rest'
All modules are declared as a macro and thus are only assembled when
they are used.
declaration of global and temporary variables
globi _main,_taskl ,_task2
.include vars.asm
include IO.asm ;Input/Output-routines
.include logic.asm logical-routines
.include Trans.asm
include Linear.asm
Imported Constants & Variables
.globl _CKCRO, _T1CNT, _T2CN'l', _CKCR1. _SYSCR, _WDCR, _WDKEY
.globl _GPTCON, _T1PR, _T2PR, _T3PR, _T3N'T, _DBTCON, _CAPCON
.globl _ACTR, _CMPR1, _CI4PR2, _T1CON, _T2CON, _T3CON. _COMCON
globi _IFR, _IMR, _EVIFBA, _EVIMRA, _EVIFRB. _IFR,IMR,EVIFRA
globi _EVIA, _EVIFRB, _EVI1.B, _EVIMRC, _ADCFIFO1, ..ADCFIFO2
globi _ADCTRL1, _ADCTRL2, _OCRA, _OCRB, _PADATDIR, _PBDATDIR
globl _PDDATDIR, _WSGR, _PCDATDIR, _SCMPR1, _SCMPP.2, _SCMPR3
globl _SACTR. B0_SADR, BUF_SADR, B1_SADR, 82_SADR, TWID_TBL
globl 1_BUF_IN, 1_BUP_OUT, I_BUP_IN_P'I'R, I_BUP_OUT_P'l'R, I.BUF_WR_PTR
globl ZERO_CROSS, PS_TWID_STRT, COS45K, C0545, OFF_SET, temp_t3_l
.globl positive_zero_crossing. old_sample,new_saniple, PTR_A, PTh_B,
.globl PTR_C. texnp_t3_2, temp_t3_3. COPY_BUFFER. FIND_MAX_MIN, MIN.MAX
globl zero_counter, counter_l25, counter_l26, counter_l27,counter_l28
globl counter_l29, counter_l30, counter_13l, lal, laS, Ia7, Iall,1a13
globl K5. K?, Kll, K13, srtIal, A, Al, All, Alli, Allll, Cl, C2, Rl,
.globl R2, R3, R4,R5.FIRST_SINA,FIFTH_SINA, SEVENTH_SINA. ELEVENTH_SINA
globl ELEVENT}LSINA. TRIRTEEN_SINA, FIRST_SINB. FIFTH_SINB. FIRST_SINC.
glob]. SEVENTH_SINB, ELEVENTHSINB, FIFTh_SINC, TMIRTEEN_SINB, yin, vout
globl SEVENI'H_SINC, ELEVENTR_SINC , THIRTEEN_SINC, MODUL_BUF_OUTA. vold
globl MODUL_BUF_OUTB, MODUL_BUF_OUTC, MODUL_BUFA, MODUL_BUFB. MODUL_BUFC
MAIN PROGRAN
_main:
System Initialization
SETC INTM disable maskable interrupts
CLRC SXM disable sign extension mode
CLRC OVM ;disable overflow mode
CLRC CNF DARAM configuration
LACK OOBBh CPU clock configuration
LDPK _CKCR1
SACL _CKCR1
LACK OOC3hLDPK _CKCRO
SACL _CKCRO
LDPK _SYSCR
SPLK *4OCOh,_SYSCR
LACK OO6Fh
LDPK _WDCR
SACL _WDCR
LACK 0055h
LDPK _WDKEY
SACL ._WDKEY
LACK OOA?.h
SACL _WDKEY
LDP #temp_t i_i
SPLK wait_state, temp_ti_i
OUT temp_ti_i, _WSGR
LDPK _GPTCON
SPLK #0000b,_GPTCON
SPLK #0000h,_T1CON
SPLK *0000h,_T2CON
SPLK #0000h,_T3CON
SPLK *0000h,_COMCON
SPLK *0000h,_ACTR
SPLK #0000h,_SACTR
SPLK #0000h,_DBTCON
SPLK #0000h,_CAPCON
SPLK *OFFFFh, _EVIFRA
SPLK *OFFFFh,_EVIFRB
SPLK *0000h, _EVIA
SPLX #0000h,_EVIMAB
SPLK #OOOOh,_EVflC
disable watchdog
kick watchdog
configure wait-state-
generator
Include Parameter-, Constant- and Signaldeclaration of application
.inciude param.inc
Taskinitialization
CALL task_mit initialize interrupt-sources.
timer 1 & 2 and Start them
Task Cycle Visualisation via LED-port (only when enabled)
.if ta
LED .usect
LDP
SPLK
LDPK
SPLK
OUT
.endif
k_LED = 1
paraln, 1
#_OCRA
*0000h, _OCR2
LED
#0000h, LED
LED, 000Ch
compile only when enabled
memory allocation
10-Port A configuration (8 Output)
clear LED
Initialization of application
.include init.inc include of the mit-calls
loop: CALL task24_handling handling of task 3 & 4
register_update update registers with new parameter
contents
B loop loop forever
MACROS AND ROUTINES
task_mit (procedure)
Description
Initialize GP-timer 1 and 2 for continous up/down-counting. Timer 1
is used as timebase for task 1, which is also the timebase for
space-vector-modulation. Timer 2 handles as timebase for the slower
Then the event-manager is configured to use the GPT1 periode
interrupt (T1PINT) as interrupt source for taskl and GPT2 periode
task (2)
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interrupt (T2PINT) as interrupt source for task 2
The corresponding service routines are called_taskl' arid '_task2'.
The vectors to this routines are set in the vector-table VECS.ASM.
task_mit:
LDPK _GPTCON
SPLK #0000101010101b,_GPTCON Got them from application # 4
Load timer-registers andcounters
LDPK _T1PR Load T1PR-register with mit-value
BLKD #taskl_periode _T1PR
LDPI< _T1CNT Clear counter 1
SPLK *0000h,_T1CNT
LDPK _T2QFI Clear counter 2
SPLK #0000h,_T2CNT
LDPK _T1CON cont. up/down-count of GPT1
SPLE #OA842h,_T1CON ;internal clock clk/l (prescale)
Set interruptsource and enable corresponding interrupt
DINT Disable unmaskedinterrupts
LDPK_IFR Clear all mnterruptflags in IFR
LACL _IFR
SACL _IFR
LDPK _EVIFRA Clear all interruptflags in EVIFRA
LACL _EVIFRA
SACL _EVIFRA
LDPK _EVIFRB ;Clear all interruptflags in EVIFRE
LACL _EVIFRB
SACL _EVIFRB
LDPK _IMR
SPLK #0002h,_IMR Enable only INT2
LDPK _EVIMRA Enable T1PINT from EV-module -> taski
SPLK #OO8Oh_EVIMRA
LDPK _EVIMRB
SPLK *0000h._EVIMRB
LDPK _EVIMRC Disable all other int.sources
SPLK #0000h,_EVIMRC
Start Timer 1 and 2
LDPK _T1CO1
LACL _T1CON
ORE #0040h Start GPT1
SACL _T1CON
setup task counters
LDPK task2_t lag
SPLIC #O,task2_flag resettask2 flag
LDPK task2_counter
BLKD *task2_periode, task2_counter loadcounter for task 3
LDPK task2_error
SPLI( *O,task2_error resettask 3 error
LDPK task4_counter
BLKD #task4eriode,task4_counter loadcounter for task 4
RINT Enable interrupts
RET
THE FIR FILTER --------------------------------
MACROCALL
fir8:inputS y, delayline, b_coeff
MACRO DESCRIPTION
calculates a fir filter according to:
y(n) = b(l)*x(n)+ b(2)*x(n_l)+ b(3)*x(n_2)+. .+ b(l6)'x(n-l5)
Delay line consists of 16 delay tabs:
[x(n),x(n-l) ,..., x(n-15)]107
Filter coefficient are stored as .word in PM in reverse order:
[b(16),b(14),b(13) ..... b(l)]
IMPORTANT NOTE
INPUT PARAMETERS
input : new input value x(n[16/23
delayline: adress to delay line (16/21
b_coeff :filter coefficients(161-41
OUTPUT PARAMETERS
y :output value y(n)[16/21
CHANGED REGISTERS
ACC, TREG, PREG
Author :Marcel Merk
Starting Date :03/10/2000
Update :Abdurrabman Unsal
.include fir.dat ;fir filter parameter
fir8 .macro input, y, delayline, b_fir
fir8:
LOP #iflput ;OP = input location
BLDD input,*delayline x(n)=input
___ * , AR2 set AMP -> AR2
LAM AR2,#delayline+15 AR2 -> end of delay line
SPM 3 ;[16/2]*(161_4]SR 6 = (32/4)
MAC b_fir,*_ ; perform first multiplication
LAC#0 ;ACCO
RPT #15 multiply line with coeff.
MACD b_firIl,* and move data in delay line
APAC add last multiplication (32/4]
ADD #1,13 ;round(x)=trunc(x+0.5)
LOP #y
SACH y,2 ;save result in [16/2]
endm
This module contains the following definitions
reg_save Save environment for interrupt routine.
reg_restRestore environment from interrupt.
This is the list of registers preserved by these routines:
P, T, ST1, STO, ACC, ARO, AR2, AR3. AR4, AR5, AR6, AR7
Additionally, the entire hardware stack is preserved.
NOTE :The register AR1 is NOT preserved, therefor this register is
not used in tasks
** ******* **** **************** ************* ***** * ******** *******
MACRO DEF :reg_save
This macro is used at the entry to an interrupt
handler, to save machine status, and set up a known
environment for the interrupt handler.
reg_save .macro addr_of_regbackup
reg_save?:
DINT disable maskable interrupts
LAMPAR1 CURRENT AMPSTACK POINTER
LAM AR1,#addr_of_regbackupstart address of register and stack
backup
SST1 + SAVE STATUS REGISTERS
SST +
SACH "+ SAVE ACCUMULATOR
SACL +
ROVE ; turn off overflow mode
SPM 0 product shift count of 0
SPH SAVE P REGISTER
SPL +
NPYK 1 SAVE T REGISTER
SPL =+108
SAR ARO.*+ SAVE AUXILIARY REGISTERS
SAP. AR2.+
SAR AR3,*+
SAB AR4*+
SAR AR5*
SAB AR6.*+
SAR AB7*+
LAC *
PUT RETURN ADDRESS IN ACCUMULATOR
RPTK 7 SAVE HARDWARE STACK (8 ELEMENTS)
POPD +
endm
MACRO DEF reg_rest
This macro is used at the end of an interrupt
handler to restore the environment of the interrupted
code.
In order to ensure correct restoration of the T register,
this macro assumes that interrupts are disabled during
its execution.
reg_rest .macro addr_of_regbackup
reg_rest?:
DINT ;disable maskable interrupts
LAB? AR1
LABAR1,#addr_of_regbackup1-21top address of registerandstack
buffer
RPTK 7 RESTORE TOP 8 ELEMENTS OF STACK
PSHD
LAB AB7, ;RESTOREALL AUX REGISTERS EXCEPT AR1
LAB AR6,-
LAB AB5.*_
LAB AR4,*_
LAB AR3,*_
LAB AB2,*_
LAP. ARO,*
MAR *- SKIP TREGISTER(FOR NOW)
LT +
MPYK 1 ;RESTORE LOW PRODUCT REGISTER
LT - RESTORE T REGISTER
MAR - SKIP LOW PRODUCT REGISTERVALUE
LPH - RESTORE HIGH PRODUCT REGISTER
ZALS * RESTORE ACCUMULATOR
ADDH -
LST * RESTORE STATUS REGISTERS
LST1 - OLD AR? IS RESTORED *NOW*
EINT RESTORE INTERRUPTS
RET RETURN TO INTERRUPTED CODE
endm
TASK HANDLING
**********************************************************************
_taskl (interrupt-service-routine)
Description
This macro is the service-routine of task 1. It will be calledat
every timer 1 period match from the T1PINT-interrupt of the Event
Module. The corresponding application-code is includedin TASK1.INC.
_taskl:
req_save registers_tisave stack and registers (exceptARl)
(interrupt requests are suppressed, INTM=l)
start of code for task 1
.include taskl.inc include application code for task 1
task cycle visualization via LED-port (only when enabled)
.if task_LED=1 compile only when enabled
LDPk LED
LACC LED
XOR #000lh taski->toggle bit 0
SACL LED
OUT LED000Ch write to LED-port.endif
modified by merkm
SSXM ;set sign extension
LDPK task2_counter
LACC task2_counter load counter of task 2 in ACCO
BGZ elseTl_l IF task2_counter < 0 THEN
LDPK task2_f lag
LACC task2_f lag load flag of task 2 in ACCU
BNZ elseTl_2 IF task2_f lag == 0 ThEN
SPLK #l,task2_flag task2_flag=l (let task2 run)
LDPK task2_countez-
BLED #task2_periode, task2_counter reset task2_counter
B endifTi ; ENDIF
elseTl_2: ELSE
LDPK task2_error
SPLE #l,task2_error task2_error=l; (time overflow)
B endifTi ENDELSE
elseTl_l: ELSE
SUB #1 task2_counter=task2_counter-l;
SACLtask2_counter
endifTl: end of code for task 1
LDPK _EVIFRA clear interrupt flags of interrupt
LACL _EVIFRA group A in event-module
SACL _EVIFRA
req_rest registers_ti restore stack and registers
(except AR1), enables interrupts
and return to interrupted code
task2_handlizig (procedure)
Description
This macro tests the twocounters of task 3 & 4 whether they are
greater then zero or not.If a counter is zero or less, the
corresponding task is executed and the counter with the parameter
taskx_periode re-loaded.
*****t**** ***********
task2_handling
******** ********** ************* *********
Check if task2 mustbe run
SSXN set sign extension
LDPK task2_f lag
LACC task2_f lag load flag of task 2 in ACCU
BZ elseT34_l IF task2_flag == 1 THEN
application code for task 2
include task2.inc doTask2
task cycle visualisation via LED-port (only when enabled)
.11 task_LED = 1
LDPK LED
LACC LED
XQR#0004h
SACL LED
endif
end of task2 code
LDPK task2_f lag
SPLI( #0,task2_flag
elseT3 4_i:
chek if task2 error occured
compile only when enabled
task2 -> toggle bit 2
task2_flag=O (show that task is done)
;ENDIF
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SSXM
LDPKtask2_error
LACCtask2_error ;load error flag of task 3 in ACCTJ
BZ elseT3g_2 ;IF task2_flag <> THEN
run error handler for task2
LDPK LED
SPLE *l0000000b,LED ;set MSB of LED to 1
doT34: B doT34 ;stay endless in this loop
elseT34_2: ;ENDIF
task cycle visualization via LED-port (only when enabled)
.if taskLED = 1 compile only when enabled
LDPk LED
LACC LED
XOR #00081i task4 -, toggle bit 3
.endif
t34e2:RET return from subroutine
.def PHANTOM1, P}{ANTOM2, PHANTOM3, PRANTOM4, PHANTOM5, PHANTOM6
.def PHANTOM7, PRANTOM8. PR?.NTOM9. PHPJJTOM1O,PHP,NTOM11, PHANTOM12
.def PRANTOM13, P}{J.3TQMl4, PHANTOM15, PHANTOM16, PHANTOM17,PRANTOM18
.def PHANTOM19, PHANTOM2O, P}IANTOM21, PHPNTOM22, PHANTOM23
PHANTOM1 B PHANTOM1
PHANTOM2 B PHANTOM2
PHANTOM3 B PHANTOM3
PHANTOM4 B PHANTOM4
PHANTOM5 B PHANTOMS
PRANTOM6 B PHANTOM6
PHANTOM7 B PHANTOM7
PHANTOM8 B PHANTOM8
PHANTOM9 B PHANTOM9
PHANTOM1O B P}{ANTOM1O
PHANTOM11 B PHANTOM11
PHANTOM12 BHANTOMl2
PHAN'rOMl3 B PHANTOM13
PHANTOM14 B PHANTOM14
PRANTOM15 B PHANTOM15
PHANTOM16 B PHANTOM16
PHANTOM17 B P}{PNTOM17
PHANTOM18 B PHANTOM18
PHANTOM19 B PHANTOM19
PHANTOH2 0 B PRANTOM2 0
PHANTOM2 1 B PHANTOM2 1
PHANTOM22 B PHANTOM22
PMANTOM2 3 B PRANTOM2 3111
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File : COEFF.ASM
Orginator : Abdurrahinan Unsal
Date : 05.26.2000
Target System :C24x Evaluation Board
include Trans. asm
include Linear. asm
Defined symbols, variables, and labels
.def mag_start, mag_end, coef f_end
Imported symbols, variables, and labels
ref B1_SADR. temp_t3_l, temp_t3_2, temp_t3_3, sqrtlal, Cl, C2 A, Al
ref lal, 1a5, 1a7, lall, 1a13, K51(7, Xli, 1(13, All, Alil, Allll
Calculation of the coefficients
The following code calculates the magnitude of the harmonics from the
fft. The input format is in the lower LSB bits of buffer the output
is in the (16,6) format.
The result of FFT is as follows:
input-> x
output -> y = 4*x2 before taking square root.
Ifx=3 y=4*3236
y=24h
taking square root (in the following) => sqrt(24h) c4ch which
corresponds to 3.074.
All the above results assume that the max hardware input is 16 A,
and the dsp adc has 5 V.
The results of the FFT are stored in B1_SADB. buffer
mag_start:
LOP #(Bl_SADR) ;Load data page for Bi_SADR (The FFT Output
buffer
sqrt 3,(Bi_SADR+l),Ial sqrt((Ial)) = lal
LOP #(Bl_SADR) data page for B1_SADR, FFT Output buffer
sqrt 3,(Bi_SAJDR+5),1a5 sqrt((1a5)) = 1a5
LDP *(Bi_SADR) ;data page for B1_SADR, FFT Output buffer
sqrt 3, (Bl_SADR+7) ,1a7 sgrt((1a7)) = 1a7
LDP #(B1_SADR) data page for Bl_SADR FFT Output buffer
sqrt 3,(Bl_SADR+ll),Iali; sqrtUlail)) = lall
LDP #(B1_SADR) data page for B1_SADR FFT Output buffer
sgrt 3, (Bi_SADR+l3),Ial3sgrt((1a13)) = Ial3
mag_end End of magnitude calculation
constants_start: ;The start of constants
A = C*sqrt(Ial) where C= sqrtN4*R)/(3*sqrt(3)*V))
C' in floating point = 0.0455251
C' in (16,6) fixed format = 47 = 2Fh -> to get the correct result
the constant C is scaled (shifted four bit to the left -> O2FOh
;Cl usect.buffers, 1 Cl
LOP 4(d)
SPLI( #OSdOh,Cl
Sqrt(Ial) in (16,4) format.112
sqrt_Ial is a modified version of sgrt to get the correct results
in (16,4) format.
C2 .usect.buffers,l C2
L.DP #(C2)
SPLK #0174h,C2
sgrt_Ial 3,(Ial),sqrtlal Sqrt(Ial),The square root of Fundamental
The result is in (16,6) format.
The division, output is in (16,6) format
DV: ;The start ofdivisions
div2 3, 1a5,sqrtlal,K5 Constant5 in (16,4) format)
div2 3, La7,sqrtlal,K7 ;Constant7 in (16,4) format)
djv2 3, Iall,sqrtlal,Kll Coxistantll in (16,4) format)
div2 3, 1a13,sqrtlal,K13 Constantl3 in (16,6) format)
constants_end End of constants
coef f_start:
;Coefficient Calculations
Coeff A in (16,6) format
mult2 Cl,sqrtlal,A ; A = Cl*sqrt(Ial)
Cl is shifted four bits to the right.
The coefficient A in (16.4) format
mult2 C2,K5,Al Al
mult2 C2,K7,All All
mult2 C2,Kll,Alll Alli
mult2 C2,Kl3,Allll Alill
coeff_end RET ;End of calculations
The results are in (16.4) format.113
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File :MODUL.ASI4
Orginator : Abdurrabman Unsal
Date : 05.26.2000
Target System :C24x Evaluation Board
Defined variables
.def mod.ul_start, COPY_BUFFER
Imported variables, symbols and labels
.ref A, Al. All, Aill, Ailll,Rl,R2,R3,R4,R5, FIRST_SINA,
.ref FIFTH_SINA, SEVENTH_SINA, ELEVENTH_SINA,THIRTEEN_SINA
ref FIRST_SINB, FIFTH_SINB, SEVENTH_SINB, ELEVENTH_SINB, THIRTEEN_SINB
ref FIRST_SINC, FIFTH_SINC. SEVENTH_SINC, ELEVENTH_SINC, THIRTEEN_SINC
ref MODUL_BUF_OUTA, MODUL_BUF_OUTB, MODUL_BUF_OtJ'rC, MODUL_BUFA
ref MODT.JL_BUFB, MODTJL_BUFC
Modulating Sin signals for phase A
mod-ui_start:
;============= Calculation of the Modulation signal A=================
LAR ARO,#127 ARO=127
LAR ?.R2, # (FIRST_SINA) AR2 = Fundamental Frequency
LAP. AR3,#(FIFTH_SINA) ; AR3 = Fifth harmonic freg
LAP. P.R4,#(SEVENTH_SINA) AR4 = Seventh harmonic freq
LAR AR5, # (ELEVENTh_SINA) AR5 = Eleventh harmonic f req
LAP. AR6,#(THIRTEEN_SINA) AR6 = Thirteenth harmonic freq
LAP. AR7,#(MODUL_BTJF_OUTA) AR7 = Modulation buffer
SOVM Set Overflow mode
SETC SXN Set Sign-extension mode
MODUL_BEGINA:
MPYK #Oh Clear PREG
LACC #0000h Clear ACc.
LDP #(A) ;Load data page for A
LT A Load with A, TREG = A
MLS *,p,p ARP = 2, points to FIRST_SINA
MPY+ PREGA*FIRST_SINA
APAC ACC = PREG
LDP #(Rl) ; Load data page for Ri
SACH Ri Store Accumulator to Ri
ZAC Clear ACC
LDP #(Al) Load data page for Al
LT Al Load with Al. TREGAl
ARP = 3, points to FIFTH_SINA
MPY+ PREG = A1*FIFTH_SINA
APAC ACC = PREG
LDP #(R2) Load data page for R2
SACH R2 Store Accumulator to R2
ZAC Clear ACC
LDP #(All) Load data page for All
LT All Load with All. TREG = All
AR4 ARP = 4, points to SEVENTH_SINA
MPY "+ PREG = All*$EVENTH_SINA
APAC ACC = PREG
LOP #(R3) Load data page for P.3
SACH R3 Store Accumulator to P.3
ZAC Clear ACC
LOP *(Aill) Load data page for All?
LT All? ;Load with All, TREG = All?
Map *,5 ARP = 5, points to ELEVENTH_SINA
MPY "+ PREG = Alll*ELEVENTH_SINA
APAC ACC = PREG
LOP #(R4) ; Load data page for R4
SACH R4 ;Store Accumulator to R4114
ZAC Clear ACC
LDP #(Allll) Load data page for Allil
LT Mill Load with All, TREG = Alll
:-*AR6 AR? = 6. points to THIRTEENTH_SINA
MPY+ PREG = Allll*THIRTEENTH_SINA
APAC ACC = PREG
LDP #(R5) Load data page for R5
SACH P.5 Store Accumulator to P.5
ZAC Clear ACC
LOP #Rl Load data page for Rl
ADD P.1 Add Ri to the accumulator
LOP *R2 ; Load data page for P.2
ADD R2 Add P.2 to the accumulator
LDP #R3 Load data page for R3
ADD R3 Add R3 to the accumulator
LDP #R4 Load data page for Rd
ADD Rd Add Rd to the accumulator
LOP #R5 Load data page for R5
ADD P.S Add R5 to the accumulator
*,),7 AR? = 7. points to MODUL_BUF_OUTA
SACL *4
Store the accumulator to Ilodul. buffer
BP,NZ MODtJL_BEGINA,*_; Go back to modulation calculation
CLRC OhM Disable overflow mode
End of Modulation Signal A--------------------
;============= Calculation of the Modulation signal B
LAR ARO,#l27 ARO=127
LAR AR2 # (FIRST_SINB) AR2 = Fundamental Frequency
LAR AR3,#(FIFTH_SZNB) AR3 = Fifth harmonic freg
LAR AR4, * (SEVENTH_SINB) AR4 = Seventh harmonic freq
LAR AR5, # (ELEVENTH_SINB) AR5 = Eleventh harmonic f req
LAR AR6,#(THIRTEEN_SINB) AR6 = Thirteenth harmonic freg
LAR AR7,#(MODUL_BUF_OUTB) AR7 = Modulation buffer
SOVM
;Set Overflow mode
SETC S Set sign-extension mode
MODUL_BEGIMB
MPYK #Oh ; Clear PREG
LACC *0000h Clear Acc.
LDP #(A) Load data page for A
LT A Load with A, TREG = A
MP *AR2 AR? = 2. points to FIRST_SINB
MPY+ PREG = A*PIRST_SINB
APAC ACC = PREG
LDP *(Rl) Load data page for Ri
SACH Ri Store Accumulator to Rl
ZAC Clear ACC
LOP #(Al) Load data page for Al
LTAl Load with Al. TREG = Al
*,AR3 AR? = 3, points to FIFTH_SINB
MPY+ PREG = Al*FIFTH_SINB
APAC ACCPREG
LOP #(R2) Load data page for R2
SACH R2 Store Accumulator to P.2
ZAC Clear ACC
LOP *(All) Load data page for All
LT All ;Load with All, TREG = All
MAR*,AR4 AR? = d, points to SEVENTH_SINB
MPY+ PREG = All*SEv2Th_SINB
APAC ACC = PREG
LOP *(R3) ;Load data page for P.3
SACH P.3 ;Store Accumulator to P.3
ZAC Clear ACC
LDP #(Alll) Load data page for Alll
LT Alll Load with All, TREG = Alll115
MAR * ,AR5 ARP = 5, points to ELEVENTH_SINE
MPY+ PREG = Alll*ELEVENTH_SINB
APAC ACC = PREG
LDP #(R4) Load data page for Rd
SACH R4 Store Accumulator to R4
ZAC Clear ACC
LOP #(Allll); Load data page for Alill
LT Alill Load with All, TREG = Aill
*,AR6 AR? = 6, pOints to THIRTEENTH_SINB
MPY+
;PREG = Allll*THIRTEENTH_SINB
APAC ; ACC = PREG
LDP #(R5) Load data page for R5
SACH P5 Store Accumulator to R5
ZAC Clear ACC
LDP #Rl Load data page for Ri
ADD Rl Add Ri to the accumulator
LOP #R2 Load data page for R2
ADD P2 ; Add R2 to the accumulator
LOP #R3 ;Load data page for R3
ADO R3 Add R3 to the accumulator
LDP #R4 Load data page for R4
ADD Rd Add R4 to the accumulator
LOP #R5 Load data page for R5
ADD R5 Add R5 to the accumulator
MAR *,p,R7 AR? = 7, points to MODTJL_B1.JF_OTJTB
SACL *+,O,ARO Store the accumulator to Modul. buffer
BANZ MODUL_BEGINB,*_ Go back to modulation calculation
CLRC OVM ;Disable overflow mode
End of Modulation Signal B -------------------------
Calculation of the Modulation signal B================
LAR ARO,#127 ARO=i27
LAR AR2,#(FIRST_SINC) AR2 = Fundamental Frequency
LAR AR3,*(FIFTH_SINC) AR3 = Fifth harmonic freq
LAR AR4,#(SEVENTH_SINC) AR4 = Seventh harmonic f req
LAR AR5,#(ELEVENTH_SINC) AR5 = Eleventh harmonic f req
LAR AR6,#(THIRTEEN_SINC) AR6 = Thirteenth harmonic f req
LAR AR7,#(MODUL_BUF_OtJTC> AR7 = Modulation buffer
SOVM Set Overflow mode
SETC SXM Set sign-extension mode
MODUL_BEGINC:
MPYK #Oh Clear PREG
LACC #0000h Clear Aec.
LDP #(A) Load data page for A
LT A Load with A, TREG = A
MAR,AR2 AR? = 2, points to FIRST_SINC
MPY+ PREG = A*FIRST_SINC
APAC ACC = PREG
LOP *(Ri) ;Load data page for El
SACH Ri Store Accumulator to Ri
ZAC Clear ACC
LOP #(Ai) Load data page for Al
LTAl Load with Al, TREG = Al
AR? =3, pointS to FIFTH_SINC
MPY+ PREG = A1*FIFTH_SINC
APAC ACC = PREG
LOP #(R2) ;Load data page for R2
SACH R2 Store Accumulator to R2
ZAC Clear ACC
LOP *(Ali) Load data page for All
LT All Load with All, TREG = All
AR? =d, points to SEVENTH_SINC
MPY+ PREG = A11*SEVENTH_SINC
APAC ACC = PREG116
LDP #(R3) Load data page for R3
SACH R3
;Store Accumulator to P.3
ZAC Clear ACC
LOP *(Alll)Load data page for Alll
LT Aill ;Load with All, TREG = Alll
MsR *,)R5 ; AR? = 5, points to ELSVENTH_SINC
MPY+ PREG = Alll*ELEVENTH_SINC
APAC ACC = PREG
LOP #(R4) ; Load data page for R4
SACH R4 Store Accumulator to R4
ZAC Clear ACC
LDP *(Allll); Load data page for Alill
LT Allil Load with All, TREG = Alli
Mp AR? = 6, points to THIRTEENTH_SINC
MPY+ PREG = Allll*THIRTEENTH_SINC
APAC ACCPREG
LDP *(R5) Load data page for R5
SACH R5 Store Accumulator to R5
ZAC Clear ACC
LDP #Rl Load data page for Rl
ADD Rl Add Rl to the accumulator
LDP #R2 Load data page for R2
ADD R2 Add R2 to the accumulator
LDP #R3 Load data page for R3
ADD P3 Add P3 to the accumulator
LDP #R4 Load data page for R4
ADD R4 Add R4 to the accumulator
LOP #R5 Load data page for P.5
ADD R5 Add R5 to the accumulator
MAR *,AR7 AR? = 7, points to MODUL_BUF_OUTC
SACL *+OARO Store the accumulator to Modul. buffer
BANZ MODUL_BEGINC,*_ Go back to modulation calculation
CLRC OVM
;Disable overflow mode
End of Modulation Signal B
modul end RET
COPY_BUFFER:
Copy MODUL_BUFFER_OUTA to MODUL_BUF_A ------------
LAR ARO,#127 AR0127
LAR AR2, * (MODUL_BUF_OUTA) Load AR2 with Value in the MODUL_BUF_OUTA
LARAR4,#(MODUL_BiJFA) Load AR4 with Value in the MODUL_BUFA
START_COPYA:
MAR*AR2 ARP2
LACL*+,AR4 Acc=data pointed by AR2, ARP4
SACL+,O,ARO Store the accu.
BAHZ START_COPYA*_Go back to the beginning of the loop.
End of copy MODUL_BUFA ----------------------------
Copy MODUL_BUFFER_OUTB to MODUL_BUF_B --------------
LARARO,#l27 AR0127
LARAR2,#(MODUL_BUF_OUTB) Load AR2 with Value in the
LARAR4,#(MODUL_BUFB) Load AR4 with Value in the MODUL_BUFB
START_COPYB:
Me*AR2 ARPAR2
LACL*+,AR4 Acc=data pointed by AR2
SACL*+,O,ARO Store the accu.
BANZ START_COPYB,*_ Go back to the beginning of the loop.
End of copy MODUL_BUFB -------------
Copy MODUL_BUFFER_OUTC to MODUL_BUF_C
LARARO,*l27 AR0127117
LARAR2,*(MODUL_BUF_OUTC) Load AR2 with Value in the
LARAR4,#(MODUL_BUFC) Load AR4 with Value in the MODOL_BUFC
START_COPYC:
MAR* AR2 ARPAR2
LACL*,pJ4 Acc=data pointed by AR2
SACL*+QARO
;Store the accu.
BANZ START_COPYC,*_Go back to the beginning of the loop
End of copy MODUL_BUFC
copy_endRET118
Oregon State University
File : FFT.ASM
Orginator : Abdurrahman Unsal
Date : 05.26.2000
Target SystemC24x Evaluation Board
Description: The program perfoms a 128 point FFT.The data samples
are gathered from the ADC of the F240.
Debug directives
.def fftl28rPS_TWID_STRT,COS45K, COS45, 1_BUF_OUT. B0_SADR, B1_SADR
def B2_SADR, TWID_TBL
N set 128 ;FFT length
COS45K .set 05A82h ;Constant for COS(45)
.bss C0S45,1 ;Value for COS(45)
FFT Macro Declaration
MACROZEROI number of words/number of cycles: 10
ARP=2 FOR INPUT AND OUTPUT
AR2 -> QR,QI,QR+l,
AR6 -> PR.PI,PR+1,
CALCULATE RetP+Q) AND Re(P-Q]
QR=(PR-QR)/2
PR(PR+QR)/2
PI=(PI+QI)/2
PI=(PI-QI)/2
version 1.00 from Manfred Christ update: 2. July 90
ZEROI .macro AR6AR2ARP
LACC*l56 ACC :(1/2)(QR) PRQR 1
ADD *15 ; ACC :(l/2)(PR+QR> PROR 1
SACH '+,0,AR2 PR :(l/2)(PR+QR) FlQR 2
SUB *16 ACC (1/2> (PR+QR)-(QR) P1QR 2
SACH +
;OR :(1/2) (PR-QR) P1 01 2
LACC *,15,AR6; ACC := (l/2)(QI) P1 QI 1
ADD *,15 ACC :(1/2)(PI+QI) P1 QI 1
SACH*+O2 P1 :(1/2)(PI+QI) PR+1 QI 2
SUB *16 ACC :(1/2) (PI+QI)-(QI) PR+1 QI 2
SACH + QI :(1/2)(PI-QI) PR+]. QR+12
endm
MACROPBY2I' number of words/number of cycles: 12
ARP=2 on entry to macro
AR2 -> QR,QI,QR+l.
AR6 -> PR,PI,PR+1,
PR=(PR+QI)12 PI'=(PI-QR)/2
QR=(PR-QI)/2 QI'=(PI+QR)/2
version 1.00 from Manfred Christ update: 02. July 90
PBY2I .macro AR6AR2ARP
LACC *+15AN5 PRQI 51
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SACH + p9.'=(PR+W*QI_W*QR)/2 W*QR/2W*Q112 P1 01 1
LACC*15AR5 ;ACC=(P1)12 W*QRI2W*Q112 El 01 5
APAC ;ACC=(PI+WQI)12 W*QR/2- P1 01 5
ADD *16AR2 ;ACC=(P1+W*QI+W*QR)12- - P1 01 2
BACH*:m:+,0,AR6 ;QI (PI+W*QI+W*QR)/2- - P1QR51
SUB *16 ACCU(_PI+W*QI+w*QR)/2- - P1 QR5 1
NEG ;ACCU=(PI_W*QI_W*QR)12 - - P1 QR51
SACH*:m:+,0,AR:p: P1=(PI_W*QI_W*QR)/2- P9.5 09.57
endm
********** ********* ************ ******* * *********** ** *******
MACRO:'BFLY' general butterfly radix 2 for 320C2xx/5x
version 1.00 from Manfred Christ update: 02. July 90
THE MACRO 'BFLYREQUIRES 18 WORDS AND 18 INSTRUCTIONS
Definition: ARP->AR2(input)ARP->AR2 (output)
Definition: AR6->OR (input)AR6->QR#1 (output)
Definition: AR2->PR (input)AR2->PR+1 (output)
Definition: AR3->Cxxx (input)AR3->Cxxx+1(output)--> WR=cOSine
Definition: AR4->Sxxx (input)AR4->Sxxx+1(output)--> WI=sine
Definition: AR5->temporary variable (unchanged)
uses index register
PR'=(PR+(QR*WRQI*WI))/2 WR=COS(W) WI=SIN(W)
P1 (PI+(QI*wR_QR*WI))/2
OR=(PR_(QR*WR+QI*WI))/2
QI'=(PI_(QI*WR_QR*WI))/2
Note: ARC determines Twiddle Pointers(AR3 & AR4) stepincrements
BFLY macro p
(contents of register after exec.)
TREG AR6AR2AR3 AR4 ARP
LT *+AR3 ;TREG:QR OR PR01 C5 3
MPY*AR2 ;PREG:QR*WR/2 QR PRQI C S 2
LTP*,AR4 ;ACC QR*WR/2 01PR QR C S 4
MPY*,AR3 ;PREG:QI*WI/2 01 PRQR CS 3
MPYA*+,p,p ;ACC:=(QR*WR+QI*WI)/2 QRPRQR C+n S 2
;PREG:QIWR
LT*,AR5 ;TREG=QR OR PRQR C+n S 5
SAC})*1AR6 ;TEMP:(QR*WR+QI*WI) OR PROR C+n S 1
ADD *15 ;ACC:=(PR+(QR*WR+QI*WI))/2 QRPRQR C+nS 1
SACH *+0AR5 ;PR :(PR+(QR*WR+QI*WI))/2 OR P1QR Ci-n S 5
SUB*l6AR2 ;ACC (PR_(QR*WR+QI*WI))/2 OR P1 QR C+n S 2
SACH*+,O,AR6 ;QR:=(PR_(OR*WR+QI*WI))/2 QR ElQI C+n S 1
LAC *15AR4;ACC:El/PREG=QI*WR 01P1 QI C+n S 4
MPYS*O+AR2 ;PREG:= QR*WI/2 QIP1QI C+n S+n 2
;ACC:(PI_QI*WR)/2
APAC ;ACC:=(PI_(QI*WR_QR*WI))/2 OX P1OX C+n S+n 2 SACH *+0AR6;QI:=(PI_(QI*WR_QR*WIfl/2 01 P1 QR+1C+n S+n1
NEG ;ACC :(_PI+(Q1*WR_Q9.*WI))/2 QI El QR+lC+n S+n 1
ADD *16 ACC:(PI+(QI*WR_QR*WI))/2 01 El QR+lC+n S+n 1
BACH*+OAR:p. ;PI (PI+(QI*WR_QR*WI))/2 01 PR+lQR+lC+n5+n 2
endm
MACRO 'COMBO
Rl:((R1+R2)+(R3+R4))/4 INPUT OUTPUT
R2:((Rl-R2) +(13-14)] /4
9.3:[(Rl+R2)-(R3+R4)3/4 ARO=7
R4:((Rl-R2)-(13-14)J14 P.R6->Rl,I1 AR6 >R5,15 Il :((I1+12)+(13+14)J/4 AR2->9.2,12 AR2- >9.1,16
12 :((Il-12)-(R3-R4)]/4ARP->AR3->9.3,13 ARP->AR3- >9.7,17
13 :((Il+12)-(13+14))/4 AR4->R4,14 AR4 >9.8,18
14 ((Il-12)+(R3-R4))/4
********** *********121
COMBO .macro
LACCi4AB4
SUB*14AB5
SACH *+,i,AB4
ADD*+15AB5
SACH*iAB2
ACC (P3)/4
ACC (R3+R4)/4
Ti =(R3-R4)12
ACC (R3+R4)/4
T2 (R3+R4)12
ARP AR6AR2AR3 AR4 AR5
4RiR2R3R4Ti
5Ri82R3R4Ti
4RiR213R4P2
5RiR2R314T2
2RiR2R314P2
ADD *,14,AB6
;ACC (R2+R3+R4)/4 1RiP2R314P2
ADD *,i4
;ACC:(Ri+R2+R3+R4)/41RiR28314T2
SACH*,O,AB5 ; Ri (P.1+R2+R3+R4)145Ii82R314P2
SUB *i6AB3 ; ACC:(R1+R2-(R3+R4))/4 3IiR2R314P2
SACH*+0AB5
;R3 :(Ri+R2-(R3+R4))/4 5Ii821314P2
ADD *,15,AR2 ; ACC:(Ri+R2)/4 2IiR21314P2
SUB *,i5,J3
;ACC:=(R1-R2)/4 3IiR21314P2
ADD *,14,AB4 ; ACC:((Ri-R2)+(13))/4 4IiP21314P2
SUB *,14,AB2
;ACC:((Ri-R2)+(13-14))/4 2IlR21314P2
SACH*+O,AR4 ;R2 :((R1-R2)+(13-14))/4 4Ii121314P2
ADD *_,15,AR3; ACC:((R1-R2)+ 13+14 )/4 3Ii1213R4P2
SUB *,15AR4 ;ACC:((R1-R2)-(13-14))/4 4Ii1213R4P2
SACH*+OAB6 ;R4 :((R1-R2)-(13-14))14 1Ii121314P2
LACC*14AB2 ; ACC:(11)/4 2 I].121314T2
SUB *,14,AR5 ; ACC:(Ii-12)/4 5Ii121314P2
SACH*,1,AR2
;T2:(Ii-12)/2 2Ii121314P2
ADD*i5AB3
;ACC:((I1+12))/4 4Ii121314P2
ADD*14AB4 ; ACC:=((Ii+12)+(13))/4 4Ii121314P2
ADD*14AB6 ACC:((I1+12)+(13+14))/41Ii121314P2
SACH *O+,O,AB3 ;I1 :((Ii+12)+(13+14))/4 3R5121314P2
SUB *,15,AB4;ACC:((Ii+12)-(13+14))/4 4R5121314P2
SUB*15AB3;ACC:=((Ii+12)-(13+14))/4 3R5121314P2
SACH*O+,3,AB5 ;13 :((Ii+12)-(13+14))/4 5R512R714P2
LACC *_,15 ; ACC:(11-12)14 5R512R714Pi
SUB*15AD2;ACC:=((I1-12)-(83-R4))/4 2R512R714P1
SACH *O+,O,AR5
;12:((Ii-12)-(R3-R4))/4 5R5RiR714Ti
ADD *16AB4; ACC :=((I1-12)+(R3-R4))/4 4R5RiR714P1
SACH 0+,O,AR7; 14:((I1-12)+(R3-R4))/47R5RiR7R8P1
endm
N A I NC 0 D E-starts here
.globalREPEAT
Fetch 128 Datasamplepoints from Input Buffer
fftl28r:
FPCH_DAPA
LAB ARO, *128 ;ARO28; *of Samples for Bit Reversed Addressing
LARAR6,#BO_SADR ;AR6Start Address of 50; Data Buffer
LAB AR2,# (1_BUF_OUT) ;AR2=VaiueStored inBUFFER
LAB AB3, *(Bi_SADR+i28) ;AR3=Bi_SADR +128
LAB AR7,#127 ;AR7=i28 1
*AR2 ;ARP=AR2
B FrCH_LP
The foilowing code sets theimaginarypart of input to zero
ZERO IMAG:
LACC #0
LABARO,*2
LABAR6,#sO_SADR+i
LAR.R7,*127
ZERO_LOOP:
SAd. O+OAR7
BANZ ZERO_LOOP, *_.AR6
Stages i & 2using the Radix 4 COMBO Macro
NAB *AR3122
LAB 1.R0, #7h ;Increment for Data pointers
LAB AR6, #(BO_SADR)
LAB AR2, #(BO_SADR+2)
LAB AR3, #(B0_SADR+4)
LAB AR4, #(BO_SADR+6)
LAB ABS#B2_SADR;Gen purp reg @ 60h
LAB AR7, #(N/4-1) ;Loop 32 times
STAGE1_2_LP:
COMBO
BABZSTAGE1_2..LP,*_.AR3
Stage3 using ZEROI,PBY4I,PBY2I, P3BY4I Macros
STAGE3:
MAR *AR2 ;ARP-->AB2
LAB ARO, #9h
LAB AR6, #(BO_SADR)
LAB AR2, #(BO_SADR+8)
LAB AB5, #B2_SADR ;Gen purp reg # 60h
LAB AR?, #(N/8-l) ;Loop counter (32 times)
LT C0S45
STAGE3_LP:
ZEROI
PBY4 I
P8Y21
P35Y41 7,0 ;-->AB7 at end, use *0+ modify.
BP,NZ STAGE3_LP,*_,AB2
Stage4using ZEROI,PBY4I,PBY2I, P3BY41, BFLY Macros
STAGE4:
MAR *, AR2 ;ARP-->AR2
LAB ARO, #16 ;Used to inc Twiddle
pointers
LAB AR6, #(BO_SADR)
LAB AR2, #(B0_SADR+16) ;-->Q
LAB AR5, #B2_SADR Gen purp reg @ 60h
LAB AR7, #(N!16-l) ;Loop counter (8 times)
STAGE4_LP:
ZEROI
LAB AB3, #(TWID_TBL+8+N/4)
LAB AR4, #(TWID_'rBL+8)
STG4_Bl BFLY 2
LT C0S45
PBY4I
STG4_B2 BFLY 2
PBY2I
STG4_B3 BFLY 2
LT C0S45
P35Y41 2, -->AR2 at end
5T04B4 BFLY 6
ADRK #16
MAR *, AR2
ADRK #16
MAR AR7
BANZ STAGE4_LP,*_,AB2
Stage5 - using BUIFLYI Macro
STAGE5:
MAR *, AR2 ;-->AR2
LAB ARO, #4 ;Used to Inc Twiddle pointers
LAB AB6, #(B0_SADR) ;-->P (0-->15)
LAB AB2, #(B0_SADR+32) ;-->Q (16-->31)
LAB AB5, #B2_SADR ;Gen purp reg 8 60h
STG5_BLK1LAB AR3, #(IID_TBL+N/4) ;COS(angle)
LAB AR4, #(TWID_TBL) ;C0S(angle+pi/4)
LAB AR7, #(N/8-l) ;Loop counter (16 times)
STAGE51_LP:
BFLY 7
BANZ STACE51_LP,*_,AR2
STC5_BLK2:123
LAB AR6, #(BO_SADR+64) ;-->P (32-->47)
LAB AR2, #(BO_SADR+96) ;-->Q (48-->63)
LAB AB3, #(TWIDTBL+N/4> ;COS(angle)
LAR AR4, #(TWID_TBL> ;COS(angle+pi/4)
LAB AB7, #(N/8-].) ;Loop counter (16 times)
STAGES 2_LP:
BFLY 7
BANZ STAGE52_LP,*_,AB2
STG5_BLK3:
LAB AR6, #(BO_SADR+128> ;-->P (64-->79)
LAB AR2, #(BOSADR+160) ;-->Q (80-->95)
LAB AR3, #(TWID_TBL+N/4) ;COS(angle)
LAB AR4, #(TWID_TBL) ;COS(angle+pi/4)
LAB AR7, #(N/8-l) ;LoOp counter (16 times>
STAGE53_LP:
BFLY 7
BANZ STAGE53_LP,*_,AR2
STG5_BLK4:
LAR AR6, #(BO_SADRI192) ;-->P (96-->111)
LAB AR2. #(BO_SADR+224) ;-->Q (112-->127>
LAB AR3, #(TWID_TBL+N/4) ;COS(angle>
LAB AB4. #(TWID_TBL) ;COS(angle+pi/4)
LAB AR7, #(N!8-1) ;Loop counter (16 times>
STAGES 4_LP:
BFLY 7
BANZ STAGE54_LP,*_,AR2
;Stage6 - UsingBFLY Macro
STAGE6:
MAR *AB2 ;-->AR2
LAB ABC, #2 ;used toInc Twiddle pointers
LAB AB6, #(BQSADR) ;-->P (O-->31)
LAR AB2. #(BO_SADR+64) ;--)'Q (32--->63>
LAB ABS. #B2_SADR ;Gen purp reg B 60h
STG6_BLK1LAB AB3. #(TWID_TBL+N/4) ;COS(angle>
LAB AR4, #(TWID_TBL) ;COS(angle+piI4)
LAB AB7, #(N14-l> ;Loop counter (32 times>
STAGE61_LP:
EFLY 7
BANZ STAGE61_LP,,P.R2
STG6_BLK2:
LAB AR6, #(BO_SADR+128) y-->P (64-->95>
LAB AR2, #(BO_SADR+192> ;-->Q (96-->127)
LAB AR3. #(TWID_TBL+N/4) ;COS(angle>
LAB AB4, #(TWID_TBL> ;COS(angle+pi/4>
LAB AR7, #(N14-l) ;Loop counter (32 times>
STAGE62_LP:
BFLY 7
BANZ STAGE62LP, - , AR2
Stage7UsingBFLY Macro
STAGE7
AR2 ;-->AB2
LAR ABC, #1 ;Used toInc Twiddle pointers
LAB AR6, #(BO_SADR) ;-->P (O-->63>
LAB AR2, #(BO_SADR+l28> ;--->Q (64-->128>
LAB ABS. #B2_SADR ;Gen purp reg B 60h
LAB AB3, #(TWID_TBL+N/4>
LAB AB4, #(TWID_TBL)
LAB AR7, #(N/2-l> ;Loop counter (64 times>
STG_7LP BFLY 7
BABE STG7_LP, *.. , AB2
Convert Real/Imginto Magnitude( Mag = sqr(Xr(n)) +sqr(Xi[n])
LAR AB6, #BO_SADR
LAB AB2#Bl_SADR
LARK AB3, #20 ;loop 128 times
LAB AB4, *(B1SADR+128)
MAR *, AR6
MAG_LP ZAC
MPYK 0124
SQRA ;Xr[n]**2
SQRA *+,2 ;Xi[n]**2
APAC
SACH *+,O,AR4
SACH *+Øp3 ;XOUT(I)=X(I)**2+Y(I)**2
BANZ MAG_LP,*_,AR6
RET
TWIODLESFOR N=128FFT (96 entries)
PS_I'WXD_STRT: .word05a82h 135.0000
.word00000h 0.0000 .word055f6h 137.812 0
.word00648h 2.8120 .word05134h 140.625 0
.wordOOc8ch 5.6250 .word04c40h 143.438 0
.word012c8h ; 8.438o .word0471dh ;146.250o
.word018f9h 11.250o .wordO4lceh ;149.0620
.wordOlflah 14.0620 .word03c57h 151.8750
.word02528h 16.8750 .wordO36bah 154.688 0
.wordO2blfh 19.6880 .wordO3Ofch 157.500 0
.wordO3Ofch ; 22.500o .wordO2blfh 160.3120
.wordO36bah 25.3120 .word02528h 163.125 0
.word03c57h 28.1250 .wordOlflah 165.938 0
.wordO4lceh 30.938 .word019f91 168.750 0
.word0471dh 33.7500 .word012c8h 171.562 0
.word04c40h 36.5620 .wordOOcBch 174.375 0
.word05134h 39.3750 .word00648h ;177.1880
.word055f6h 42.1880 .word00000h 180.0000
word05a82b 45.0000 .wordOf968h 182.8120
.wordO5ed7h 47.8120 .word0f374h 185.625 0
.word06262h ; 50.625 .wordOed38h 188.438 0
.word066d0h 53.438o .word0e707h 191.2500
.wordO6a6eh 56.250o .wordOeOe6h 194.062 0
.wordO6dcah 59.062o .wordOdad8h 196.8750
.word070e3h 61.875o .wordOd4elh 199.688 0
.word073b6h 64.6880 .wordOcfO4h 202.500 0
.word07642h 67.5000 .word0c946h 205.312 0
.word07885h 70.3120 .wordOc3a9h 208.125 0
.wordO7a7dh 73.1250 .wordObe32h ;210.9380
.wordO7c2ah 75.9380 .wordOb8e3h 213.750 0
.wordO7d8ah 78.750o .wordOb3cOh 216.5620
.word07e9di 81.5620 .wordOaecch ;219.375 0
.word07f62h ; 84.3750 .wordOaa0ah 222.188 0
.wordO7fd9h 87.188o .wordOa57eh 225.000 0
wordO7fffh 90.0000 .word0a129h 227.8120
.wordO7fd9h ; 92.8120 .wordO9dOeh ;230.625 0
.word07f62h 95.6250 .word09930h 233.438 0
.wordO7e9dh 98.4380 .word09592h ;236.250 0
.wordO7dBah 101.2500 .word09236h 239.062 0
.wordO7c2ah 104.0620 .wordO8fldh 241.8750
.wordO7a7dh 106.875o .wordO8c4ah 244.688 0
.word07885h ;109.688o .wordO89beh 247.500 0
.word07642h 112.500o .word0877bh ;250.312 0
.word073b6h ;115.3120 .word08583h 253.1250
.word070e3h 118.1250 .word083d6h 255.938 0
.wordO6dcah 120.938e .word08276h 258.7500
.wordO6a6eh 123.7500 .word08163h 261.5620
.word066d0h 126.5620 .word0809eh ;264.375 0
.word062f2h 129.3750 PS_TWID_END:
.wordO5ed7h ;132.1880 .word08027h 267.1880125
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File :TASK1.INC
Author : Abdurrakiman Unsal
Date : 05.26.2000
Target System :C24x Evaluation Board
TASK 1
Sampling of input current
adoffset: .egu 8140h
read_vt:
LDP #_ADCTRL1
SPLK #980lh,_ADCTP.Ll ;Convert ch 0 & 8
CLRCSXM Disable sign extension
vt_if 1: repeat
BIT_ADCTRL1, 8
BBNZ vt_ifl until end of conversion
LOP #_ADCFIFO1 ;Load data page for ch. 1
LACL _ADCFIFO1 Load ch. 1
SFR ;Shift accumulator to right by one bit
BUTFERING THE INPUT
LOP #(I_BUF_IN_PTR)
LAR ?.R3 , I_BUF_IN_PTR
SACL
LAR AP.0, * (I_BUF_INi-255)
CMPR2
BCNOjump,NTC
LARAR3.#(I_BUF_IN)
LOP* (I_BUF_IN_PTR)
SARAR3, I_BUF_IN_PTR
Load data page for I_BUF_IN_PTR
Load AR3 with Value in the I_BUF_IN_PTR
ARPAR3
Store accu.
Load ARO to check the end of the buffer
Compare the content of ARO and AR3
Branch to the jump if AR3 -= end of
buffer
;Load PR3 with 1_BUF_IN jump
Load data page for I_BUF_IN_PTR
Save the auxiliary register
Reading Current Buffer
LDP # (I_BUF_OTJT_PTR)
LARAR2 I_BUF_OUT_PTR
LOP*(I_BUF_WR_PTR)
LARAR4 I_BUF_WR_PTR
LACL +
LDP *OFF_SET
SUB OFF_SET
Load data page for I_BUFOUT_PTR
Load AR2
Load data page for I_BUF_WR_PTR
Load ABA with Value in the I_BUF_WR_PTR
ARPAR2
Acc=data pointed by AR2
Load data page for OFF_SET
OFF_SET the accumulator
CMPR2 Compare the content of ARO and AR2
BCNDjumpl,NTC Branch to the jwnpl if AR2 -= end of
buffer
LAB AR2, * (1_BUF_IN) Load AR2 with 1_BUF_IN
jumpl LDP * (I_BUF_OUT_PTR) Load data page for I_BUF_OUT_PTR
SARAE2, I_BUF_OUT_PTR ;Save the auxiliary register
Mae*4 pJp=4
SACL Store the accu.
LABARO,*(I_BUF_OUT+127) Load ARO
CMPR2 Compare the content of ARO and AR3
BCNOjump2 NTC Branch to the jump2 if AR4 end of
buffer
LABAR4,#(I_BUF_OUT) Load AR4 with 1_BUF_OUT
jump2 LOP#(I_BUF_WR_PTR) Load data page for I_BUF_WR_PTR
SARAR4,I_BUF_WR_PTR Save the auxiliary register
Voltage Sampling with ADC2====================126
CLRCSXM Disable sign extension
ZAC Zero acc
LOP #_P.DCFIFO2 Load data page for Ch.2
LACL _ADCFIFO2 Load ch. 2
LOP *OFF_SET Load data page for OFF_SET
SUB OFF_SET OFF_SET the accumulator
LOP #Vjfl Load data page for input voltage sample
SACL yin Save input voltage sample
fir8 yin, vout,fir_dl, b_fir FILTER the input voltage sample
using 16-tap FIR Filter
jumper CALL ZERO_CROSS Call for zero crossing
PWM COMPARATORS ARE LOADED DATA FROM MODUL_BUF
LOP*(PTR_A) ;Load data page for PTR_A, pointer for PWM1
LABAR3,PTR_A AR3= Value in the PTR_A
MAR * AR3 AR=AR3
LACL + Load the ACCL
LDPK _SCMPR1 Load data page for Simple compare uniti
SACL _SCPR1 Store the accumulator
LABARO,#(M000L_BUFA+127); Load ARO
CMPR2 Compare the content of ARO and AR3
BCNDjump6,NTC Branch conditionally
LABAB3,#(MODUL_BUFA) AR3=Start address of MODUL_BUFA
jump6 LDP*PTR_A) ; Load data page for PTR_A
SABAB3,PTR_A ; Save the auxiliary register
Read data for phase B --------------------------
LOP*(PTR_B> Load data page for PTR_B, PWM2
LABAR2, PTR_B AR2PTR_B
MAR * , AR2 ARAR2
LACL + Load the ACCL
LDPK _SCMPR2 Load data page for Simple compare unit2
SACL _SCMPR2 Store the accumulator into Simple compare unit2
LABARO,#(MODUL_BUFB+127); Load ARO
CMPR2 Compare the content of ABO and AR2
BCNDjump7,NTC Branch conditionally
LABAR2,#(MODUL_BUFB) AR=Start address of MODULBUFB
jump7 LOP*(PTR_B Load data page pointer for PTR_B
SARAR2.PTR_B Save the auxiliary register
Read data for phase C----------------------------
LOP*(PTR_C Load data page for PTR_C, PWM3
LARAR2. PTR_C AR2=PTR_C
MAR * , AR2 AR=AR2
LACL + Load the ACCL
LDPK _SCMPR3 Load data page for Simple compare unit3
SACL _SCMPR3 Store the accumulator into Simple compare uriit3
LABABO,#(MODtJL_BUFC+l27); Load ARO
CMPR2 Compare the content of ARO and AR4
BCBDjumpS,NTC Branch conditionally
LABAR2.#(MODUL_BUFC) AB=Start address of MODUL_BUFC
jump8 LOP #(PTR_C) Load data page pointer for PTR_C
SABAR2.PTR_C Save the auxiliary register
END OF PWM COMPARATOR UPDATE127
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File TASK2.INC
Author Abdurrahinan Unsal
Date 05.26.2000
Target System :C24x Evaluation Board
TASK 3
FFT and Sine Generation for PWM
.reffftl28r. mag_start, modul_start, _WOKEY,
CALL FIND_MAX_MIN
CALL COPY_BUFFER Copy Modulation buffer to readout.
CALL fftl28r
CALL mag_start magnitude calculations
CALL modul_start128
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File : PARAM. INC
Author : Abdurrahinan Unsal
Date : 5.26.2000
Description:
This include file contains all declarations of theparameter and
the signals which are used in the application.
SYSTEM PARAMETER AMD CONSTANTS
parameter_l6 taskl_periode,l302 l6.0u3 taskl and PWM period
(=lOons*value>
parameter_l6 task2_periode,l27 (l6.Ou> task2 period time
(=task2*value>
constant_16 task_LED,l [16.Oul enables visualization
of task cycles
TMS320F240-Evaluation Board>
The CPU Frequency (clock frequency> is 20 Mhz.
MEMORY ALLOCATION FOR SPECIAL MODULES
INPUT CURRENT MAGNITUDES
parameter_l6 lal ,0
paraineter_16 1a5 ,0
parameter_l6 Ia ,0
paraxneter_16 lall ,0
parameter_16 Ial3 .0
TEMPORARY IMPUT COEFFICIENT PARAMETERS
parameter_l6 .0
parameter_l6 1(7 ,0
parameter_16 1(11 0
parameter_16 1(13 .0
paraineter_16 sqrtlal ,0
MODULATION COEFFICIENTS
parameter_16 A ,0
parameter_16 Al .0
parameter_16 All .0
paraiueter_l6 Alil ,0
pararneter_l6 Allll .0
MODULATION TEMPORARYPARAMETERS
parameter_16 El ,0
parameter_l6 R2 .0
parameter_l6 R3 ,0
parameter_16 1(4 .0
parameter_l6 R5 ,0
MODULATION COMPARATOR LOAD POINTERS
parameter_16 PTh_A ,0
parameter_16 PTR_B ,0
parameter_l6 PTR_C ,0
INPUT CURRENT READ_WRITE POINTERS
parameter_l6 I_BUF_IN_PTR .0
parameter_l6 I_BUP_OUT_PTR 0
parameter_l6 I_BUF_WR_PTP. 0
paraiueter_l6 V_BUF_IN_PPR ,0
OFF_SET PARAMETERS
parameter_16 NIl.> .0
parameter_16 MAX ,0
parameter_16 OFF_SET ,0129
ZERO CROSSING PARAMETERS
parameter_16 zero_counter ,0
parameter_16 counter_125.0
parameter_16 counter_126.0
parameter_16 counter,_127.0
parameter_16 counter_128.0
parameter_16 counter_129.0
parameter_16 counter_130,0
parameter_16 counter_131.0
CONSTANT DECLARATIONS FOR COEFFICIENT CALCULATIONS
constant_16 Cl ,O5dOh
coristant_16 C2 ,0174h
SAMPLED VOLTAGE FOR ZERO-CROSSING VOLTAGE
signal_16 old_sample 0
signal_16 positive_zero_crossing .0
signal_16 new_sample .0
FIR FILTER PARAMETERS
signal_16 yin .0
signal_16 vout ,0
signal_16 vold ,0
urreSCL.ATIONS
FIR FILTER BUFFERS
fir_dl: .usectparaxn.16;x(n),x(n-l)..x(n-15)
FFT BUFFERS
B0_SADR.usect thuffers256;BO start address HAS TO START AT 2*N
B1_SADR.usectbuffers" 256;Bl start address
B2_SADR.usectbuffers32 ;B2 start address
TWID_TBL .usect "buffers96;twiddle table
INPUT DATA BUFFERS
1_BUF_IN .usect .buffers .256 ;Input current buffer
V_BUF_IN .usect .buffers .256 Input current buffer
3_BUF_OUT ,usect".buffers .128 Output current buffer
MODULATION BUFFERS (SIN TABLES PHASE A)
FIRST_SINA .usect.buffers .128The fund freq. sin function
FIFTH_SINA .usect.buffers128The fifth her, sin function
SEVENTH_SINA .useCt.buffers128The seventh bar sin function
ELEVENTB_SINA .usect.buffers128The eleventh bar sin function
THIRTEEN_GINA .usect.buffers128The thirteenth bar sin funct.
MODULATION SIGNALS (SIN TABLES PHASE B)
FIRST_SINE .usect.buffers .128The fund freq. sin function
FIFTH_SINE .usect.butfers .128The fifth bar, sin function
SEVENTH_SINE .usect. buffers128The seventh bar sin function
ELEVENTB_SINB .usect ",bufters ,128The eleventh bar sin function
THIRTEEN_SINE .usect.buffers128The thirteenth bar sin fuflct
MODULATION BUFFERS (SIN TABLES PHASE C)
FIRST_SINC .usect.bufters128 The fund f req. sin function
FIFTH_SINC .usect.buffers,128 The fifth bar, sin function
SEVENTH_SINC .usect.buffers128 The seventh bar sin function
ELEVENTH_SINC .usect.buffers ,128 The eleventh bar sin funct
THIRTEEN_SINC .usect.buffers ,128 The thirteenth her sin func
THREE PHASE MODULATION BUFFERS
MODUL_BUF_OUTA ,usect.buffers .128 The modulating function
MODUL_BUF_OTTPB .usect '.buffers .128 The modulating function
MODUL_BUF_OUTC .usect.buffers,128 ;The modulating function130
THREE PHASEMODULATIONBUFFERS TO LOAD TO THE COMPARATORS
MODUL_BUFA .usect- .buffers',128 Themodulatingfunction
MODUL_BUFB .usect.buffers .128 ;Themodulatingfunction
MODUL_BUFc .usectbuffers128 Themodulatingfunction131
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File : INIT.INC
Author Mdurrahman Unsal
Date : 05.26.2000
Description:
This include file Contains the macro-callsfor the initialization of
a specific application. Therefor onlymacros should be used but no
assembler code. All the macros will be executedonly once at the
Start of the program and that will happen in thelisted order.
All the buffers/pointers are initialized inthis file.
INITIALIZATION
AD-converter
LDPK #(_ADCTP.Ll) AD control rep 1 SPLK #9800h,_ADCTRL1
LDPK _ADCTRL2 AD control rep 2 SPLK #0403h,_ADCTRL2
LDPK _OCRA
SPLK #8703h,_OCRA
Simple compare (SCU)
LIDPK _SACTR
SPLK #OOlSh,_SACPR
LDPK ._COMCON
SPU( *OlOOh,_COMCON
SPLK #8lOOh,_COMCON
LOP#(PTR_A) Data page pointer A
SPLK # (MODTJL BUFA) PT_A Load the PTR_A
LOP*(PTR_B) Data page pointer B
SPLI( * (MODUL_BUFB) PTR_B Load the PTR_S
LOP*(PTR_C) Data page pointer C
SPLK #(MODUL_BUFC),PTR_C Load the PTR_C
LOP* (I_BUF_IN_PTR)
;Data page for input current ptr
SPLK * (I_BUF_IN+12 8) , I_BUF_IN_PTR Load I_BUF_IN_P'rR
LOP*)V_BUP_IN_PTR) Data page ptr for input ptr
SPLK #(V..BUF_IN),V_BUF_IN_PTR Load I_BUF_IN_PTR with input LDP* (I_BUF_OUT_PTR) Output current page pointer
SPLK *(I_BtTh'_IN),I_BUP_OtJT_PTR Initial value of Output current
LOP# (Z_BTJF_WR_PTR) Output Write Current page pointer
SPLK *(I_BUF_OUT),I_BUF_WR_PTR Initial value of Output Current
LDPK _T2PR
;Load T2PR-register with mit-value
BLXD #taskl_periode,_T2PR Load taski_periode it T2PR
LDP #old_sample Load data page for old_sample
SPLK #0, old_sample ;Store 0 to the old_sample
LOP*new_sample Load data page for new_sample
SPLK #Oh,new_sample Store zero to new_sample
LOP*OFF_SET Load data page for new_sample
SPLK #8l4Oh,OFF_SET Store 8l40h to the 0FF_SET
LOP#positive_zero_CrossingLoad data page for positive_zero_crossing
SPLK #lh,positive_zero_crossingStore lh to positive zero_crossing
LOP #zero_counter Load data page for zero_counter
SPL1 *0,zero_counter Store 0 to zero_counter
LOP *counter_126 Load data page for counter_l26
SPLK *0,counter_126 Store Oh to the counter_126
LOP *counter_127 Load data page for counter_127
SPLK #0,counter_l27 Store Oh to the counter_127
LOP *counter_128 Load data page for counter_128
SPL.K #0,counter_128 Store Oh to the counter_128
LOP *counter_129 Load data page for counter_129
SPLK #O,counter_129 Store Oh to the counter_129
LOP #counter_13O Load data page for counter_130132
SPLK *O,couriter_130 ;Store Oh to the counter_130
This is the code for fft initialization
fftl28r_init
LACC #COS45K
SACL COS4S ;Init location with constant.
L.AR ARO, #95 ;set * of Twiddles to Xfer
LIAR AR6, *TWID_TBL ;AR6 points to 1st dest DM addr
LACC #PSTWID_STRT ;ACC points to 1st SrC PM addr
TWD_XFR*AR6 ;select AR6
TBLR *, ARO ;Mov Prog word --> Data zem
ADD #1 ;inc ACC
BP,NZ TWD_XFR ;continue Xfer until ARO=O
Zero Input Buffer.1_BUF_IN
LACC #0
LAR AR2, #(I_BUF_IN)
LAR AR7, #255
*,AR2
ZERQ_I_BUF_IN:
SACL *+,0,AR7
BANZ ZERO_I_BUF_IN,- ,AR2
Zero Input Buffer, 1_BUF_OUT
LAR AR2, #(I_BUF_OUT)
LAR AR7, #127
MAR
ZF.RO_I_BUF_OUT
SACL *+0AR7
BANZ ZERO_I_BUF_OUT,* -AR2133
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File : ZERO.ASM
Author : P,bdurrahman Unsai
Date : 05.26.2000
Defined symbols
.def ZERO_CROSS
Imported variables, symbols, and labels
.ref positive_zero_crossing, new_sample, vout, void,COPY_BUFFER
.ref _ADCFIFO2 , OFF_SET, PTR_A, PTR, P'rR_C, MODUL_BUFA,MODUL_BUFB,
.ref MODUL_BUFC. zero_counter, counter_i25, counter_i26,counter_l27
.ref counter_128, counter_i29, counter_130, counter_l31
ZERO_CROSS:
ZAC Zero Accmi
SETC SXM Set sign Extention mode
LDP #vold ; Load data page for void
LACC void Load accumuiator with void
BOND DONE.GEQ Branch to done if acc is GEQ
LDP #vOUt ; Load data page for vout
LACC vout Load accumuiator with vout
BCND DONE,LT Branch to done if acc is less than zero
LDP *vold Load data page for void
SACL void Store accumuiator to void
LDP#posi tive_zero_crossing
SPLK #lh,positive_zero_crossing Store i to positive_zero_crossing
BRESET_MODUL_POINTERS Branch to Reset_Modul_Pointers
DONE:
LDP #vout Load data page for vout
LACC voUt Load accumulator with vout
LDP #vold
;Load data page with void
SACL void Store accumuiator with void
LDP *zero_counterLoad data page for zero_counter
LACL zero_counterLoad accumulator with zero_counter
ADD #ih Add ih to the accumulator
SACL zero_counter :Store the accuxuuiator to zero_counter
RET Return
RESET_MODUL_POINTERS:
CALL COPY_BUFFER
LDP #zero_counter
;Load data page with zero_counter
LACL zero_counter Load accumuiator with zero_counter
SUB #i25 Substract 125 from acc.
BCNDend_COUNT, LT
SUB #7 Substract 7 from acc.
BCNDRESET_CONTR, GT
ADD #7 Add 7 to the accumulator
BCND RST_cNTR1,EQ Branch to RST_cN'rRl if the acc is equal to zero
SUB #1 Substract 1 from accumulator
BCND RST_CNTR2,EQ Branch to RST_cNTR2 if the acc is equal to zero
SUB *1 Substract 1 from accumulator
BCND RST_cNTR3,EQ Branch to RST_CNTR3 if the acc is equal to zero
SUB lii Substract 1 from accumulator
BcND RST_cNTR4,EQ Branch to RST_cNTR4 if the acc is equal to zero
SUB #1 Substract 1 from accumulator
BCND RST_CNTR5,EQ Branch to RST_CNTR5 if the acc is equal to zero
SUB #1 Substract 1 from accumulator
BND RST_N'rR6,EQ Branch to RST_cNTR6 if the acc is equal to zero
SUB #1 Substract 1 from accumulator
BCND RST_CNTR7,EQ Branch to RSTCNTR7 if the acc is equal to zero
RST_NTRl:134
LDP #(counter_125) Load data page for counter_l25
LACL couriter_125 Load accumulator with counter_].25
ADD #1 Add 1 to the accumulator
SACL counter_125 Store accumulator to counter_125
B RESET_CONTR Branch to RESET_CONTR
RST_CNTR2:
LDP *counter_l26) Load data page for counter_126
LACL counter.126 Load accumulator with counter_126
ADD *1 Add 1 to the accumulator
SACL counter...l26 Store accumulator to counter_126
B RESET_CONTR Branch to RESET_CONTR
RST_CNTR3:
LDP #(counter_127) ;Load data page for counter_127
LACL counter_l27 Load accumulator with counter..127
ADD #1
;Add 1 to the accumulator
SACL counter_127 Store accumulator to counter_127
LOP*(PTR_A)
SPLK #(M000L_BUFA+38) ,PTR_A
LOP * (P1'R...B)
SPLIc #(MODULBUB+38) .PTRB
LDP*(PTLC)
SPLK # (MODUL_BUFC+38} PTR_C
B RESET_CONTR Branch to RESET_CONTR
RST_CNTR4:
LOP #(counter_l28) ;Load data page for counter_128
LACL counter_128 Load accumulator with couriterl28
ADD #1 ; Add 1 to the accumulator
SACL counter_128 Store accumulator to couriter_l28
If the zero cross is 128 samples apart.
LDP*(PTR_A)
SPLK U (MODT.JL_BUFA+38) PTR_A
LOP#(PTR_B)
SPLK *(MODULBUFB+38) ,PTR...B
LOP#(P'IR_C)
SPLK #(MODtJL_BUFC+38) ,PTRS
B RESETCONTR Branch to RESET_CONTR
RST_CNTR5:
LOP *counter_129) Load data page for counter..129
LACL counter.l29 Load accumulator with counter_129
ADD *1 Add 1 to the accumulator
SACL counter_129 Store accumulator to counter_129
LDP#(PTR_A)
SPLK #(MODUL.BUFA+38) ,PTR..A
LDP#(PTR_B)
SPLK * (M000LBUFB+38) PTR_B
LOP#(P'TR.C)
SPLK #(MODUL_BUFC+38) ,PTR.0
B RESET CONTR Branch to RESET_CONTR
RST.CNTR6
LDP #(counter_130)
LACL counter_l30
ADD #1
SACL counter_130
8 RESET_CQNTR
Load data page for counter_130
Load accumulator with counter_l30
Add 1 to the accumulator
Store accumulator to counter..130
Branch to RESETCONT
RST_NTR7:
LDP *(counter_131) ;Load data page for couriter_131
LACL counter 131 Load accumulator with counter_131
ADD #1 ; Add 1 to the accumulator
SACL counter.l31 Store accumulator to counter..130
B RESET_CONTR Branch to RESETCONT
RESET_CONTR
LOP #zero.counter Load data page for zero_counter
SPLK #lh, zero_counter
LOP#positive_zero_crossing
SPLK #Oh, positive_zero_crossing
end_COUNT End
RET Return135
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File MAX_MIN.ASM
Author Abdurrahman Unsal
Date 05.26.2000
The program finds the offset for the input.
.ref MIN, MAX, OFF_SET,I_BUF_IN
.def FIND_MAX_MIN
FIND_MAX_MIN
LAX AR2, #(I_BUF_IN)
LAX AR7,*255
LOP #(MAX)
BLKD *I_BtW_IN, MAX
LDP #(MIN)
BLKD #I_BUF_IN,MIN
Ma *, ;ARPAR2
FIND_MAX LACC *+,0,AR7 ;ACC = Value pointed by ?,R2
LOP #(MAX)
SUB MAX ;Suhtract MAX
BcND RESUME_MAX,LEQ
L,DP #(MAX)
ADD MAX
SACL MAX ;Store the new MAX value
RXSUME_MAX BANZ FIND_MAX, *, AR2
LAX AR2, #(I_BUF_IN)
LAX AR7.#255
MAR * , AR2
FIND_MIN LACC *+,O,AX7
LDP#(MIN)
SUBMIN ;Subtract MIN
END RESUME_MIN, GEQ
LDP *(MIN)
ADDMIN
SACLMIN ;StOre the new MIN value
RESUME_MIN BAXZ FIND_MIN, * -, AP.2
FIND_OFF_SET
EAC
LOP #(MAX)
LACL. MAX
LOP #(UIN)
ADD MIN
SFR
LDP #(OFF_SET>
SACL OFF_SET
RET136
F240R10.ASW
File F24OREG.ASM
Orginator S. Lindegger / D. Weyermann
Date : 04.01.1998
Version: 1.0
Target SystemC240 Evaluation Board
Modification: Abdurrahman Unsal
Description:
;On Chip Peripheral Register Definitions (All registersmapped into data
space unless otherwise noted)
;C2xx Core Registers
.defIMR,..DREC,_IFR
_IMR .set 0004h
_GREG .set 0005h
_IFR .set 0006h
;_ABRPT .set Olfh
;System ModuleRegisters
.def.SYSCR,_SYSSR, ..SYSflIR
_SYSCR .set 07018h
_SYSSR .set O7OlJth
;_DIN .set O7OlCh
_SYSIVR .set 07015h
;External Interrupt Registers
def _XINT1,NMI, _XINT2, _XINT3
_XINT1 .set 07070h
jThI .set 07072h
XINT2 .set 07078h
XINT3 .set 070Thi
;Irzt Mask Reg.
;Global MemoryAllocation Reg.
;Irit Flag Reg.
;Analysis BreakPoint Reg.
;System Module Control Rep.
;System Module Status Rep.
;DeviCe Identification Rep.
;System Interrupt Vector Rep.
;Intl (type A) Control Reg.
;Nonmaskable mt (type A) Control Rep.
;Int2 (type C) Control Reg.
;Int3 (type C) Control Reg.
page
;Digital I/O
def _OCRA, _OCRB_ISRA_ISRB_PADATDIR_PBDATDIP., _PCDATDIR,PDDATDIR _OCRA .set 07090h ;OutputMux Control Reg. A
_OCRB .set 07092h ;Output Mux Control Rep. B ISRA .set 07094h ;Input Status Reg A. _ISRB .set 07096h ;Input Status Reg B.
.PADATDIR.set 07098h ;I/O portA Data & Direction Rep.
_PBDATDIR.set 07O9Ah ;I/0 portB Data& Direction Rep.
_PCDATDIR.set 0709Ch ;II0 portC Data & Direction Rep.
_PDDATDIR.set 0709Eh ;I/O portD Data & Direction Reg.
;Watch-Dog(WD) / RealTime Int(RTI)/ PhaseLock Loop(PLL) Registers
.defRTICNTR,WDCNTR,WDKEY,_RTICR, _WDCR, _CKCRO,CKCR1
_RTICNTR .set 07021h ;RTI Counter Reg.
_WDCNIR.set 07023h ;WD Counter Rep.
WDKEY .set 07025h ;WD Key Reg.
_RTICR .set 07027h ;RTI Control Rep.
_WDCR .set 07029h ;WD Control Rep.
_CKCRO .set 07028h ;PLL Clock Control Rep 0.
_CKCR1 .set 0702Db ;PLL Clock Control Rep 1.137
;nalog-to-Digital Converter (ADC) registers
defADCTRL1, _ADCTRL2, jDCFIFOl, _ADCFIFO2
..ADCTRL1 .set 07032h ;ADC Control Reg. 1
_ADCTRL2 .set 07034h ;ADC Control Reg. 2
_ADCFIFO1 .set 07036h ;ADC FIFO Data Reg. 1 for ABC 1
_ADCFIFO2.set 07038h ;ADC FIFO Rats Keg. 2 for ABC 2
;Digital-to-Analog Convertar(BAC) registers
.def _DACO, _DAC1, _DAC2, _DAC3, _DAC_update
_DACO .set 00000h ;Iriput Data Rag. for DACO
_DAC1 .set 0000lh ;Input Data Rag. for DAd _DAC2 .set 00002h ;Input Data Keg. for DAC2
_DAC3 .set 00003h ;Input Data Reg. for DAC3
_DAC_update .set 00004h ;DACupdate Rag.
page
;Serial PeripheralInterface (SPI)Registers
.def _SPICCR,SPICTL, _SPISTS,_SPIBRR, _SPIEMU
.def ...SPIBtJF, _SPIDAT,_SPIPC1,_SPIPC2, _SPIPRI
_SPICCR .set O1O4Oh ;S?IConfig. Control Rag. 1
_SPICTL .set 0704lh ;SPIOperation Control Rag. 2
_SPISTS .set 07042h ;SPIStatus Keg.
._SPIBRR .set 07044h ;SPIBaud Rate Reg.
_SPIEMU .set 07046h ;SPIEmulation Buffer Reg.
_SPIBUF .set 07047h ;SPISerial Input Buffer Keg.
_SPIDAT .sat 07049h ;SPISerial Data Reg.
_SPIPC1 .set O7O4Dh ;SPIPort Control Reg. 1
_SPIPC2 .set O7O4Eh ;SPIPort Control Keg. 2
_SPIPRI .set O7O4Ph ;SPIPriority Control Keg.
;Serial CommunicationsInterface(SCI) Registers
.def _SCICCR, _SCICTL1,_SCIHBAUD, _SCILBAUD,SCICTL2, _SCIRXST
.def _SCIRXEMtJ,_SCIRXBUF, ..$CITXBUF, _SCIPC1, _SCIPC2,.SCIPRI
_SCICCR .set 07050h ;SCICommunication Control Keg.
SCICTL1 .set 07051h ;SCIControl Rag. 1
_SCfliBAUD.set O?O52h ;SCIBaud Rate Keg. Nigh Bits
_SCILBAUB.set 07053h ;SCIBaud Rate Reg. Low Bits
_SCICTL2 .set 07054h ;SCIControl Rag. 2
_SCIRXST .set 07055h ;SCIReceiver Status Rag.
...SCIRXEMtJ.set 07056h ;SCIEmulation Data Buffer Rag.
_SCIRXBtJF.set 07057h ;SCIReceiver Data Buffer Rag.
_SCITXBUP.set 07059h ;SCITransmit Data Buffer Rag.
_SCIPC1 .sat O7O5Dh ;SCI Port Control Rag. 1
_SCIPC2 .sat O7O5Eh ;SCI Port Control Rag. 2
SCIPRI .set 0?OSPh ;SCIPriority Control Reg.
;Waite State Generator Registers(mapped into I/Ospace)
dat _WSGR
_WSGR .set OFFFFh ;Waite State Generator Rag.
page
;General PurposeTimer Registers- Event Manager (Base= 7400h)
EV_BASE .set 7400h ;Event Manager Base Address
.def _GPTCON, _T1CNT.T1CMPR,_T1PR_T1CON, _T2cNT_T2cMPR, ..T2PR,T2CON
.def _T3CNT, _T3CMPR, _T3PR, _T3CON
_GPTCON .set OOh + EVBASE ;General Purpose Timer Control Rag.
_T1dNT .set 0Th + EV.BASE ;GP Timer 1. Counter Rag.
_T1CNPR .set 02h + EVBASE ;GP Timer 1 Compare Rag.
_T1PR .set 03h + EVBASE ;GP Timar 1 Period Rag.
_T1CON .set 04h + EVBASE ;GP Timer 1 Control Rag.
_T2cNT .set 05h + EV_BASE ;GP Timer 2 Counter Keg.
T2CMPR .set 06h + Ky_BASE ;GP Timer 2 Compare Keg.
_T2PR .set 07h + Eli_BASE ;GP Timer 2 Period Keg.
_T2CON .set 08h + Ky_BASE ;GP Timer 2 Control Keg.
_T3CNT .set 09h + Ky_EASE ;GP Timer 3 Counter Rag.
_T3CNPR .sat Oah + Eli_BASE ;GP Timer 3 Compare Keg.138
_T3PR .set Obh + EV_BASE ;G? Timer 3 Period Reg.
_T3CON .set Och + EVBASE ;GP Timer 3 Control Reg.
Full & SimpleCompare Unit Registers - Event Manager(Base = 7400h)
.def _T3CNT, _T3CMPL_T3PR,_T3CON, _COMCON.ACTR,_SACTR
def _DBTCON,CMPR1, _cMPR2,_CMPR3, _SCMPR1, ..$CMPR2, _SCMPR3
_COMCON .sat llh + EVBASE ;Compare Control Reg.
_ACTR .set l3h + EV_BASE ;Full Compare Action Control Reg.
_SACTR .set ldh + EV_BASE ;Simpla Compare Action Control Rag.
_DBTCON .set l5h + EV_BASE ;Dead-Band Timer Control Rag.
_CMPR1 .sat 17h + EVBASE ;Full Compare Unit Compare Reg. 1
_CMPR2 set 18h + EV_BASE ;Full Compare Unit Compare Reg. 2
_CMPR3 .set 19h + EV_BASE ;Full Compare Unit Compare Rag. 3
_SCMPP.1 .set lab + EV_BASE ;Simple Compare Unit Compare Rag. I
_SCMPR2 .set lbh + EV_BASE ;Simple Compare Unit Compare Rag. 2
_SCMPR3 .set lch + EV_BASE ;Simple Compare Unit Compare Reg. 3
;Capture & QEP Registers Event Manager (Base = 7400h)
.def _CAPCON,_CAPFIFO, _CAPFIFO1, _CAPFIFO2, ..CAPFIFO3,CAPFIFO4
_CAPCON .set 20h + EV_BASE ;Capture Control Reg.
_CAPFIFO .set 22h + EV_BASE ;FIFO1-4Status Rag.
_CAPPIFO1.set 23h + EV_BASE ;CaptureFIFO Stack 1 Top
_CAPFIFO2.sat 24h + EV_BASE ;CaptureFIFO Stack 2 Top
_CAPFIFO3 .set 25h + EV_BASE ;CaptureFIFO Stack 3 Top
_CAPFIFO4.set 26h + EV_BASE ;CaptureFIFO StaCk 4 Top
;Interrupt Registers - Event Manager (Base = 7400h)
daf EVIA,_EVIMRL _EVIC,EVIFRAEVIFRE. _EVIFRC
daf _EVIVRA,EVIVRB, ...EVIVRC
_EVIMRA .set 2ch + EV_BASE ;GrOUp A Interrupt Mask Rag.
_EVIB set 2dh + EV_BASE ;GroUp B Interrupt Mask Rag.
_EVIC . sat 2eh + EV_BASE Group C Interrupt Mask Reg.
_EVIFRA .set 2fh + EV_BASE ;Group A Interrupt Flag Rag.
_EVIFRB .sat 30h + EV_BASE ;Group B Interrupt Flag Rag.
_EVIFRC .Bat 31h + EVBASE ;Group C Interrupt Flag Rag.
_EVIVRA .sat 32h + EV_BASE ;GroupA mt. Vector Of fset(AD dec only)
_EVIVRB set 33h + EVBASE ;GroupB mt. Vector Offset (AD dec only)
_EVIVRC set 34h + EV_BASE ;GroupC mt. Vector Offsat(AD dec only)
page
Constant defines
;Data Memory Boundary Addresses
daf _B0SADDR,_BOEA.DDR. _B1SADDR, _B1EADDR.B2SADDR, _B2EADDR
_BOSADGR .set OOlOOh ;Block BOstart address
_BOEADDR .set OO1FFh ;Block SOand address
_B1SADDR .sat 00300h ;Block Bistart address
_B1EADR .set 003FFh ;Block Bland address
_B2SADOR .set 0006Oh ;Block 52start address
B2EADDR .sat 0007Fh ;Block B2end address
;Bit codes for Test bit instruction (BIT)
.def _BITl5, _BIT14,BIT13,_BIT12, _BIT11, _BIT1O,_BIT9, _BIT8
.def _BIT7. _51T6, _BIT5, _BIT4. _BIT3, _BIT2. _BIT1,_BITO
_BIT1S .sat 0000h ;BIT Code for 15
_BIT14 .set 000lh ;BIT Code for 14
_BIT13 .sat 0002h ,BIT Code for 13
_BIT12 .set 0003h ;BIT Code for 12
_BITll sat 0004h ;BIT Coda for 11
_BIT1O .sat 0005h ;BIT Code for 10
_BIT9 .set 0006h ;BIT Code for 9
BIT8 .set 0007h ;BIT Code for 8
_BIT7 .set 000Sh ;BIT Coda for 7
_BIT6 .set 000Th ;BIT Coda for 6
_81T5 .sat 000Ah ;BIT Coda for 5
_BIT4 .set 000Bh ;BIT Coda for 4139
_BIT3 .set 000Ch ;BITCode for3 _BIT2 .set 000Db ;BITCode for2 _BIT1 .set 000Eh ;BITCode for 1 BITO .set 000Fh ;BIPCode for 0
;External Data Space Registers
.def _EXTDATA
_EXTDATA .set 8000h
M A C R 0-Definitions
;Watch-Dog Macros
.global_KickjJD,_DiS_WD
;Watchdogreset
_Kick_WD .macro
LOP #OOEOh
SPLIC 0055h, WOKEY
SPLI( #OOAAh, WDKEY
LOP #OOh
endm
;Watchdogdisable
_Dis_WD .macro
LOP #OOEOh
SPLE #OO6fh, WDCR
3)
Kick_MD
endm
end
;DP --> 7000h-707Fh
;WDcNTR is enable to reset
;WDNTR is reset
DP --> 0000h-OO7Fh
;DP --> 7000h-7O7Fh
;Disable MD if VCPP=5V (JP5 in pos.2-140
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File : VARS.AS4
Author : Abdurrabman Unsal
Date : 5.26.2000
Description:
This library contains the declaration ofthe temporary variables and
provides a number of macros which helpsto declare specific para-
meter and signals for an application. Thesemacros are
parameter_16 keyword for paraxneterdeclaration, l6Bit
'signal_16 keyword for signaldeclaration, l6Bit
constant_16 keyword for constantdeclaration, l6Bit
number_of_ctr' allocates memory for controllers
number_of_wt' allocates memory for wt_phi modules
There is also a macro that updatessome special function register
with the content of the parameter. Thismacro is called
register_update
Declarations of Constants
true .equ OFFFFh Boolean true false .equ 0000h Boolean false
Declarations of temporary Registers andRegister backup
task2_flag .usectparam"1 ;l -> run task3, 0 -> dont run it
task2_counter.usectparam, 1 ;counter for task 3 handling
task2_error .usectparam 1 ;0: no error: else: error
temp_tl_l.usect "task_l 1 ;templ variable for task 1
temp_tl_2.usect task_l, 1 ;temp2
temp_tl_3.usect task_l", 1 ;temp3
temp_tl_4.usect task_l, 1 ;temp4
temp_tl_5.usect task_l, 1 ;tenp5
temp_tl_6.usect task_l", 1 ;temp6
registers_tl .usect task_l, 22;preserved registers and hw-stack
temp_t2_l.usect task_2, 1 ;templ variable for task 2
temp_t2_2.usect task_2, 1 ;temp2
temp_t2_3.usect task_2, 1 ;tenp3
temp_t2_4.usect task_2, 1 ;temp4
temp_t2_5 .usect task_2, 1 ;temp5
temp_t2_6.usect task_2, 1 ;teiup6
registers_t2 .usect task_2, 22;preserved registers and hw-stack
temp_t3_l.usect task_3, 1 ;templ variable for task 3
temp_t3_2.usect "task_3", 1 ;temp2
temp_t3_3.usect "task_3. 1 ;temp3
texap_t3_4.usect task_3, 1 ;temp4
temp_t3_S.usect "task_3', 1 :temp5
temp_t3_6.usect task_3 1 ;temp6
temp_t4_l.usect task_4. 1 ;templ variable for task 4
temp_t4_2.usect task_4, I ;temp2
temp_t4_3.usect task_4', 1 :temp3
temp_t4_4.usect task_4 1 ;temp4
texup_t4_5.usect "task_4. 1 ;temp5
temp_t4_6.usect task_4 1 ;temp6
Macros for Signal- and Parameter types
number_of_ctr (macro) ISB,lO.11.98 M.Voser
Description
Memory-allocation for historical values in task 1and 2. HOw many141
old-values were needed depends on the number of controllers.
Call-parameter
number number of used controllers in whole application
Return-parameter
none
number_of_ctr .macro number
.if number > 0
.eval O,i
loop
eval i+l,i
y_old_tl_: i: usecttask_l, 2historical values from controller in task 1
y_old_t2_: i: usecttask_2. 2historical values from controller in task 2
LDPK y_old_tl_:i:
SPIK *0000h.y_old_tl_:i:
SPLK #0O00hy_old_tl_:i:+l
LDPK y_old_t2_.:i:
SPU( #0000h,y_old_t2_: i:
SPLK #0000hy_old_t2_:i:+l
break i=number
endloop
endif
ends
number_of_wt (macro) ISB,lO.11.98 M.VOSer
Description
Memory-allocation for historical values in task 1. How many
'old-values' were needed depends on the number of used rnoduls.
Call-parameter
number number of used wt_phi moduls in whole application
rxumber_of_wtmacro number
if number > 0
.eva]. 0,i
loop
eval i+l,i
w_old_tl_:i: usecttask_l"1 historical values from wt_phi in task 1
LDPK w_old_tl_: i:
SPLK #0000h,w_old_tl_: i:
.break i=number
endloop
endi f
ends
********* ****** ****************************************
signal_16 (macro) ISB.lO.11.98M.Voser
Description
Allocates and initialize memory-space for a l6Bit-Signal in the page
calledsignal' (see MAIN.LIN).
Call-parameter
name_of_signalname of the signal
initial_valueinitial value of signal at startup
signal_l6 .macro name_of_signal, initial_value
:name_of_signal: usect signal. 1declaration of a word
LDPK :name_of_signal:
SPLK * : initial_value:, : name_of_signal:
ends
parameter_16 (macro) ISB,l0.11.98 M.Voser
Description
;Allocates and initialise memory-space for a l6Eit-Parameter in the
page
called 'parent'(see MAIN.L1N).142
Call-parameter
name_ofparam name of the parameter
initial_valueinitial value of the parameter
parameter_16 .macro naxne_of_parain, initial_value
:naxne_of_param:.usect "param, 1 declaration of a word
LDPK : name_o fi_param:
SPLK #:initial_value:, :name_of_paraxn:
endut
**** ******* ** *********** ** ********** ******* ********
constant_16 (macro) ISB,lO.11.98 M.Voser
Description
Call-parameter
name_of_const name of the constant
initial_valueinitial value of the constant
Return-parameter
none
Calling convention
constant_l6 .macro name_of_const, initial_value
:name_of_const:.equ:initial_value:
endm
Serviceniacro
register_update (macro) ISB,3.9.98 R.Raldemann
Description
Copies the contents of parameter into the special function register.
register_update.macro
register_update?:
LDPK dead_bend_time restore parameter
LACC dead_band_time,8 load db-time and
OR #_c_dead_band_conf configure dead-band generation
LDPK _DBTCON
SACL _DBTCON
restore timer-registers
LDPK _T1PR ;Load T1PR-register with mit-value
BLKD #taskl_periode _T1PR
LDPK _T2PR Load T2PR-register with mit-value
BLKD #taskl_periode, _T2PR
endm143
VCS.1SM
File : VECS.ASM
Orginator : R. Haldemann / M. Voser
Date : 1.11.99
Version: 1.0
Target System :C24x Evaluation Board
Modification: Abdurrahman Unsal
Description:
interrupt vector table
.ref _main, _taskl, _task2, PHANTOM1, PHANTOM2, PHANTOM3, PHANTOM4
refPHANTOMSPHANTOM6PHANTOM7, PHANTOM8, PHANTOM9, PHANTOM1O,
.ref PHMJTOM11, PHANTOM14, PHANTOM15. PHANTOM16, PHANTOM17, PHANTOM18,
ref PHANTOM19, PHANTOM2O, PHANTOM21, PHANTOM22, PMANTOM23, PHA34TOM13
.ref PH?.NTOM12
Vector address declarations
sect vectors
RSVECT B P}{ANTOM1 Reset Vector
INTl B PHANTOM2 Interrupt Level 1
INT2 B _tasklInterrupt Level 2 Task 1
INT3 B PHANTOM3 Interrupt Level 3 Task 2
INT4 B PHANTOM4 ;Interrupt Level 4
INT5 B PHANTOM5 Interrupt Level 5
INT6 B PHANTOM6 Interrupt Level 6
RESERVED B PHANTOM7 Reserved
SW_IN'1'8 B PHANTOM8 User S/W Interrupt
SWINT9 B PHANTOM9 User S/W Interrupt
SW_INT1O B PHANTOM1O User S/W Interrupt
SW_INT11 B PHANTOM11 ;User S/W Interrupt
SW_INT12 B PMANTOM12 User S/W Interrupt
SWINT13 B PHM4TOM13 User S/W Interrupt
Sw_INT14 B PMANTOM14 User S/W Interrupt
SW_INT15 B PHANTOM15 User 9/W Interrupt
SW_INT16 B PH?NTOMl6 ; User S/W Interrupt
TRAP B PHANTOM17 Trap vector
NMINT B PMANTOM18 Non-maskable Interrupt
EMUTRAP B PHANTOM19 Emulator Trap
SW_INT2O B PHANTOH2O User S/W Interrupt
SW_INT21 B PHANTOM21 User S/W Interrupt
SW_1NT22 B PMANTOM22 User S/W Interrupt
SW.1NT23 B PMANTOM23 User 9/W Interrupt
end144
File TRANS.ASM
Orginator : R. Naldemann I H. Voser
Date: 26.11.98
Version: 1.0
Target System :C24x Evaluation Board
Modification: KDdurrahman Unsal
Description:
This library contains following modules
- sinus approximation sin'
- cosirius approximation cos' - magnitude 'mag' - square root extractor [2.141 'sqrt' - square root extractor (3.131 sqrt2 All modules are declared as a macro and thusare only assembled when they are used.
* ************* **** ********** * ********************
sin (macro) ISB. 17.8.98 Reto Haldemann
Description:
sinus-function y=sin(x)
Call-parameter
nr number of task x variable
Return-parameter
y variable
Calling Convention:
Variables on Entry on Exit
OP XX taskrir ARP XX xx
ACC XX XX nr...sin Task nummer un-touched x_sin (1.153 value in special degrees un-touched y_sin [1.15] XX touched
Note: nr contains the number of the task
sin .macro or_sin, x_sin, y_sin sin?:
CLRC OVM disable overflow mode
SETC SXM Enable sign extension
;begin temp_tx_2 = sin(phi)
LDP #x_sin ;DP for Clobal variables
LAC x_sin ;Load phi in ACC
ADD #4000h
BND sin_if2?,LT ;if2 x =< -0.5
ADO #8000h
BCND sin_jf3?,GEQ ;if3 x > 0.5
LAC x_sin ;else if 3
B sin_end2? ;end if 3
sin_if 3?
LAC x_sin ;Load x in ACC
ADD #8000h ;then if3
NEC ;x1x
B siri_end2? ;end if2
sin_if2?:
LAC #800Db ;if2145
SUB x_sin ;x-1 - x
sin_end2?:
LDP #temp_t:nr_sin:_l ;DP for Temp variables
SACL temp_t :flr_sin:_l
sin9O texnp_t:nr_sin:_1,temp_t:nr_sin:..2,temp_t:nr_sin:_3
;temp_t:flr_sin:_2 =y =sin(x)
sjn(temp_t:nr_dq:_l)
BLDD teinp_t:nr_sin:_2,*y_sin ; y = sin(x)
endm
cog (macro)
*
ISB, 31.8.98 Reto Haldemann
Description;
cosinus-functiony=cos(x)
Call-parameter
nr number of task
x variable
Return-parameter
y variable
Calling Convention;
Variables on Entry on Exit
DP XX tasknr
ARP XX xx
ACC XX XX nr_cos Task mummer un-touched x_cos (1.15] value in special degrees un-touched y_cos(1.153 XX touched
Note :nrcontainsthe number of the task
*** ************************************
cog .macro nr_cos, x_cos, y_cos
Dos':
CLRC OVN ; disable overflow mode
SETC SXN ;Enable sign extension
;begiri temp_tx_2 = cos(x)
LDP #x_cos ;DP for Global variables
LAC x_cos ;Load phi in ACC
BcND cos_ifl?.LT ;if x==neg
SUB *4000h
NEG ;xrO.5 -x
B cos_endl? ;end if 1 cog_if1?
ADD #4000h ;else iflx=x -O5
cos_endl?:
LDP #temp_t:nr_cos:_l ;DP for Temp variables
SACL temp_t:flr_cos :_l
sin9O temp_t:rir_cos:_1, temp_t:nr_cos:_2, temp_t:nr_cos:_3
;temp_t:nr_cos:_2 =y =sin(x) = sin(temp_t :nr_cos : _l)
BLDGtemp_t:nr_cos:_2,*y_cos ;y =cos(x)
endiu
sqrt (macro) ISB, 17.12.98 Reto Haldemann
Description;
call y=sqrt)x),0 < x < 2
Call-parameter
x temp variable or variable
Return-parameter
y temp variable or variable146
Calling Convention:
Variables on Entry On Exit
DP ti_var ti_var
AR? XX xx
ACC XX XX
nr_sqrt Task nummer un-touched
x_sqrt [2.14] Input value un-touched
y_sqrt [2.14] XX touched
Note :nr containsthe number of the task
************************* * ******************
sqrt .macro nr_sqrt, x_sqrt, y_sqrt
sqrt?:
LIAR AR2, #temp_t nr_sqrt : _2
LAR AR3, #temp_t :nr_sqrt :_3
MAR *,AR3 AR? = 3
LDP *x_sqrt
LACC x_sqrt
ADD BY UNSAL
BCND zero_input?,EQ
ABS
SACL * temp3xo
SUB #0CCDh
BGZ then_sqrt?
LACC *,1,AR2 x <0.2 ARP=2
ADD #05C3h
SACL *AR3 temp2 = 2*xO + 0.09 ARP=3
B end_sqrt?
then_sgrt?: x > 0.2
LACC *,i5,Ap2 ARP=2
ADD #6666h,15
SACH *,Ap.3 temp2 = xO/2 + 0.8 ARP=3
end_sqrt?:
LACC *i4Ap, ARP2
RPT #15 ACCL = xO/temp2
STJBC *
ADDS * ACCL = temp2 + xO/temp2
AND #OFFFFh
SFR
SACL *AR3 temp2 = ACCL/2 ARP=3
LACC *,14,AR2 ARP=2
RPT #15 ACCL = xO/temp2
SUBC *
ADDS * ACCL = temp2 + xO/temp2
AND #OFFFFh
SFR
Added by Unsal to get the correct magnitude infit
SPL
SFL
The Output is in (16,6) format)
This label usedwhen zero input
zero_input?:
LDP #y_sqrt
SACL y_sqrt y_sqrt = ACCL/2
endrn
sqrt2 (macro) ISB, 17.12.98 Reto Haidemann
Description:
call y=sqrt(x), 0 < x < 4
Call-parameter
x temp variable or variable
Return-parameter
y temp variable or variable147
Calling Convention:
Variables on Entry on Exit
DP tivar ti_var
ARP XX xx
ACC XX XX nr_sqrt2 Task nummer un-touched x_sqrt2 [3.13] Input value un-touched y_sqrt2 [2.143 XX touched
Note:nr contains the number of
****** **************
the task
***********************************
sqrt2 .macro nr_sgrt2, x_sqrt2,y_sqrt2 sgrt2?:
LAR AR2, #temp_t :nr_sqrt2 :_2
LAR AR3, *terap_t :nr_sqrt2:_3 *Z3
LDP #x_sqrt2
LACC x_sqrt2
ABS
SACL *
SUB #0400h
BGZ then_sqrt2?
LACC *2Ap
ADD #O5lFh
SACL *AR3
B end_sqrt2?
then_sqrt2?:
LACC *14
ADD *l3p
ADD #1FECh,15
BACH *lAR3
en&sqrt2?:
LACC *l5
RPT #15
SUBC *
ADDS *
AND *OFFFFh
SFR
SACL
LACC *15AR2
RP1' #15
SUBC *
ADDS *
AND #OFFFFh
SFR
LDP *y_sqrt2
SACL y_sgrt2 y_sqrt = ACCL/2
endm
ARP = 3
tenp3 = xO
x <= 0.2 ARP=2
temp2 = 2*xO + 0.09 ARP=3
x > 0.2
Ar(p=2
ACC = 3*xO
teinp2 = xO*3/8 + 1.36 ARP=3
ARP2
ACCL = xO/temp2
ACCL = temp2 + xO/temp2
temp2 = ACCL/2 ARP=3
ARP=2
ACCL = x0/tei2
ACCL = temp2 + xO/temp2
****** ******** ********* ****** ******* ****** *********************
meg (macro) ISB, 17.12.98 Reto Haldemann
Description:
riagnitud from recangular coordinate
call A = sqrt( x2 + y"2
Call-parameter
or number of task
x variable
y variable
Return-parameter
A variable
Calling Convention:
Variables on Entryon ExitDP XX task ox
ARP XX xx
ACC XX XX
nr_mag Task nummer un-touched
x_mag(2.141 x-coordinate un-touched
y_mag(2.14] y-coordinate un-touched
A_nag(2.143 XX touched
Note :nr contains the number of the task
******************* ****** *
nag .macro
nag?:
SETC
LDP
SQRA
ZAC
SQRA
APAC
LDF
SETC
ABS
SUB
ADD
CLRC
SACH
sgrt2
endm
nr_mag, x_luag, y_mag, A_nag
SXM
#X_mag
x_mag
y_mag
*temp_t :nr_mag:_i
OVM
Enable sign extension
DP for Global variables
P_Reg = x2
ACC = U
ACC = x*2 P_Reg =
ACC = x"2 + y'2
DP for Temp variables
Enable sign extension
*8000h 15
#8000h, 15
OVM Enable sign extension
temp_t:nr_mag:_l,i templ = x2 + y2
nr_mag, temp_t:nr_mag:_l, A_nag; A_nag = sqrt( x2 + y2
sqrt (macro) ISB, 17.12.98 Reto Haldemann
Description:
call y=sqrt(x), U < x < 2
Call-parameter
x temp variable or variable
Return-parameter
y temp variable orvariable
Calling Convention:
Variables on Entry on Exit
DP ti_var tl_var
ARP XX xx
ACC XX XX
nr_sqrt Task nummer un-touched
x_sgrt (2.141 Input value un-touched
y_sqrt (2.14] XX touched
Note :nr contains the number of the task
sqrt_Ial .macro
******************************************** *****
nr_sqrt, x_sqrt, y_sqrt
sqrt?:
LIAR AR2, # teinp_t : nr_sqrt : _2
LAP. AR3, #temp_t:nr_sqrt:_3 *A3 JRP 3
LDP *x_sqrt
LACC x_sqrt
ADD By UNSAL
BCND zero_inputted?,EQ
ABS
SACL * ;temp3xO
SUB *OCCDh
BGZ then_sgrt?
LACC *lAp2
ADD #O5C3h
SACL
x <0.2 ARP=2
temp2 2'x0 + 0.09 ARP=3
148149
B end_sqrt?
then_sqrt?:
LACC *15P,2
ADD #6666h,15
SACH *
end_sqrt?:
LACC *,14,Apj
RPT #15
SUBC *
ADDS *
AND #OFFFFh
SER
SACL *,3
LACC *,14,R2
RPT #15
SUBC *
ADDS *
AND #OFFFFh
SFR
Added by Unsal to get the correct magnitude in f ft
SFL
SFL
SFR
SFR
SFR
SFR
SFR
The output is in (16,6) format)
USED FOR ZERO INPUT
zero_inputted?:
LDP #y_sgrt
x > 0.2
ARP=2
temp2 = xO/2 + 0.8 ARP=3
ARP=2
ACCLxO/temp2
ACCL = temp2 + xO/temp2
temp2 = ACCL/2 ARP3
ARP2
ACCL = xO/temp2
ACCL = teinp2 + xO/temp2
SACL y_sqrt y_sqrtACCL/2
endm1
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SUB #OFEOOh,15
ADD *OFEOOh,15
SACH y_gain,7 ;Output (2.14)
CLRC OVH disable overflow mode
SETC SXM
endm
* ******* ***** **********
mult2(macro)
***********************************************
ISE, 11.11.98 Reto Haldexaann
Description: yxl*x2
Call-parameter
xl signal
x2 signal
Return-parameter
Y signal
Calling Convention:
Variables on Entry onExit
DP XX signals
AR? XX xx
ACC XX XX
xl_mult (2.14] Input un-touched
x2_zuult (2.14] Input un-touched
y_mult (2.14] xx touched
mult2 .macro xl..mult,x2_mult ,y..mult
mult2?:
SOVM
CLRC SXM
LOP #xLmult
LT xl_mult
put by Unsal
LDP *x2_mult
MPY x2jnult
PAC
ADD #00000h,15
SUB *00000h,15
SUB #00000h,l5
ADD #00000h,15
put by Unsal
LDP #y.jnult
EACH y_mult,2 ;Output [2.14]
SACH y_mult,3 Output 12.141
SACH y_mult,4 Output [2.14]
SACH y_mu1t, Output [2.143
CLRC OVM disable overflow mode
SETC SXM
endm
Set Overflow mode
factor [7.93
factor [7.9]*Input [2.14]
Output (9.23)
restrict
******* ***** *********** * ******* * ******** * *************** ***** *********
add2 / add3 (macro) lEE, 12.11.98 Reto Haldemann
Description:
y=xl+x2 (x3)
Call-parameter
xl, x2 signal
Return-parameter
y signal
Calling Convention:152
Variables on Entry on Exit
OP XX signals AR? XX xx
ACC XX XX
xl_add2 (2.141 Input un-touched
x2_add2 [2.14) Input un-touched
x3_add2 12.14) Input un-touched
ygain 12.14] xx touched
add2 .macro
* ** ******* *
xl_add2 ,x2_add2
*************************** **********
,y_add2 add2?:
SOVM
SETC SX14
LDP #xl_add2
LAC xl_add2,16
ADDH x2_add2
SACH y_add2
CLRC OVM
endm
Set Overflow mode
Input [2.14]
Output (2.14)
disable overflow mode
add3 .macro xl_add3 .x2_add3x3_add3,y_addl add3?:
SOVM Set Overflow mode
SEIC SXM
LOP #xl_add3
LAC xl._add3,16 Input (2.141
ADDM x2_add3
?.DDH x3_add3
EACH y_add3
;Output (2.141
CLRC OVM disable overflow mode
endm
sub2(macro) ISB,12.11.98 Reto Haldemann
Pescription:
y=xl-x2
Call-parameter
xl, x2 signal
Return-parameter
y signal
Calling Convention:
Variables on Entry on Exit
DP XX signals ARP XX xx ACC XX XX
xl_sub2 (2.141 Input un-touched x2sub2 (2.14) Input un-touched y_sub2 (2.14] xx touched
sub2 .macro xl_sub2 , x2_sub2, ysub2
sub2?:
SOVM
SETC SXM
LOP #xLsub2
LAC xl_sub2,16
SIJBH x2sth2
EACH y_sub2
CLRC OVM
endm
Set Overflow mode
Input (2.14]
Output (2.14)
disable overflow mode
*** ************************** * ********************************* ****** *153
absl(macro) ISB.12.11.98 Reto Haldemann
Description:
y=IxlI
Call-parameter
xl signal
Return-parameter
y signal
Calling Convention:
Variables on Entry on Exit
OP XX signals
ARP XX xx
ACC XX XX
xl_abs [2.141 Input un-touched
y_abs (2.14] xx touched
absi .macro xl_abs ,y_abs
abs 1?:
SOVM set overflow mode
LOP #xl_abs
LAC xl_abs,16 Input [2.14)
ABS
SACH y_abs Output (2.14]
endm
negl(macro) 1S8,12.11.98 Reto Haldemann
Description:
y=-x1
Call-parameter
xl signal
Return-parameter
y signal
Calling Convention:
Variables on Entry on Exit
DP XX tasknr
ARP XX xx
ACC xx xx
xl_neg [2.14] Input un-touched
y.neg (2.14) xx touched
negl .macro xl_neg ,y_neg
negl?:
SOVM set overflow mode
LDP *xlneg
LAC xl_neg,l6 :Input (2.14]
NEG
SACH y_neg Output (2.14]
endm
div2 (macro) ISS, 11.12.98 Reto Haldemann
Description:
y=xl/x2
Call-parameter154
or task number
xl signal
x2 signal
Return-parameter
y signal
Calling Convention:
Variables on Entry on Exit
DP XX signals
ARP XX xx
ACC XX XX
xl_div2 [2.14] Input un-touched
x2_div2 [2.14] Input un-touched
y_div2 [2.14] xx touched
div2 .macro nr_div, xl_div ,x2_div,y_div
div2?:
SETC SXM
SOVM Set Overflow mode
IJ..RAR3 #temp_t:nr_div:_l
MAR *,AR3
LDP #xl_div
LACC x2_div16
BGEZ div_if 1?
ABS ;x2<O
SACH *
LACC xl_div,14
BGEZ div_thenl?
ABS x2<Oandxl<O
Bdiv_elsel?
div_ifl?: x2 >0
SACH *
LACC xl_div,14
BGEZ div_elsel?
ABS x2>=andxl<O
div_thenl?: xl/x2 < 0
R?T *15
SUBC *
SACL *
L.ACC *,l6
CLRC SX*1
SFL
SFR
BEG
add by unsal
LDP #y_div
SACH y_div
B div_end?
div_e1se1? xl/x2 >= 0
RPT *15
SUBC *
SACL *
LACC *16
CLRC SXM
SPL
SFR
add by Unsal
SFR
add by unsal
LDP *y_div
SACH y_div
div_end?:
endmlfl
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APPENDIX K PAL PROGRAM LISTING
TITLE PWM_INTERFACE
PATFERN Design File
REVISION 1.0
AUTHOR Abdurrahnisn Unsal
COMPANY Oregon State University, ECE Department
DATE June 26, 2000
CHIP Decoder PAL22VIO
This program generates seven PWM signals from three PWM signals
PIN Declarations
PIN ISigICOMB
PIN2Sig2COMB
PIN3Sig3COMB; inputs to the PAL defined as signals
PIN12GND ; required to be on pin 12
PIN23TESTI COMB
PIN14TEST2 COMB
PIN15TEST3 COMB
PIN16St_Poe COMB; output LegI+
PIN17SI_Neg COMB ;outputLegl-
PIN18S2_Pos COMB; output Leg2+
PIN19S2_Neg COMB ; output Lcg2-
PIN20S3Pos COMB; output Leg3+
PIN21S3_Neg COMB ; output Leg3..
PIN22BYPASS COMB ; Brass Switch
PIN24VCC ; required to be on pm 24
EQUATIONS; Logical expressions
S1_Pos( (Sigl*ISig2*ISig3) + (SigI*Sig2*ISig3));
SINeF( (/SigI5ISig25Sig3) + (/SigI *Sig2*Sig3));
S2Pos'( (/Sigl *s1g2*/sig3) + (/Sigl*Sig2*Sig3));
S2_Neg( (SigI */Sig2*/Sig3) + (Sigi s/sig2ssig3));
S3P0s( (/Sigl*/Sig2*Sig3) + (Sigl*/Sig2*Sig3));
S3_Neg( (/Sigl *Sig2*/sig3) + (SigI *Sig2*/Sig3));
BYPASS((/S1_Pos*/S2_Pos*/S3_Pos*/SI_Neg*/S2_Neg*/S3_Neg)+(/Sl_Pos*/S2_Pos*/S3_Pos*/S I_Neg/S2_Neg*S3_Neg)f(/S1_Pos*/S
1_Neg
_Pos*/S2_Pos*/S3_Pos*S l_Neg*S2_Neg*S3_Neg)+(/SI_Posd/S2_Pos*S3_Pos*/S1_Neg*/S2_Neg*/S3_Neg)+(/S1_Pos*S2_Pos*/S3_Pos*/S
l_PosS2_PosS3_ Pos*/SINeg*/S2Neg*/S3Neg));